## DOT CHARACTER VFD CONTROLLER/DRIVER

## DESCRIPTION

The $\mu$ PD16314 is a VFD controller/driver capable of displaying a dot matrix VFD. It has 80 anode outputs and 24 grid outputs. A single $\mu$ PD16314 can display up to $16 \mathrm{C} \times 2 \mathrm{~L}, 20 \mathrm{C} \times 2 \mathrm{~L}$, or $24 \mathrm{C} \times 2 \mathrm{~L}$. The $\mu$ PD16314 has character generator ROM in which $248 \times 5 \times 8$ dot characters are stored.

## FEATURES

- Dot matrix VFD controller/driver
- Capable of driving anodes for cursor display (48 units)
- $80 \times 8$ bits display RAM incorporated
- Capable of alphanumeric and symbolic display through internal ROM ( 5 by 8 dots) 240 characters plus 8 user-defined characters
- Display contents

16 columns by 2(1) rows +32 (16) cursors, 20 columns by $2(1)$ rows $+40(20)$ cursors, or 24 columns by 2(1) rows $+48(24)$ cursors.

- Parallel data input/output (switchable between 4 bits and 8 bits) or serial data input/output can be selected.
- On-chip oscillator
- Custom ROM supported


## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD16314GJ-001-8EU | 144-PIN PLASTIC LQFP(FINE PITCH)(20x20), Standard ROM (ROM code: 001) |
| $\mu$ PD16314GJ-002-8EU | 144-PIN PLASTIC LQFP(FINE PITCH)(20x20), Standard ROM (ROM code: 002) |



## 2. PIN CONFIGURATION (Top View)



Remark Use all power supply pins. Leave N.C. pins open.

## 3. PIN FUNCTIONS

### 3.1 Power System

| Pin Symbol | Pin Name | Pin No. | I/O | Output |  |
| :--- | :--- | :---: | :---: | :---: | :--- |
| VDD 1 | Logic power supply pin | 3 | - | - | Power supply for logic |
| $V_{S S 1}$ | Logic ground pin | 34 | - | - | Ground pin for logic |
| $V_{D D 2}$ | VFD driving power supply pin | 1,36 | - | - | Power supply for VFD driving circuit |
| $V_{S S 2}$ | VFD driving ground pin | 2,35 | - | - | Ground pin for VFD driving |

### 3.2 Logic system (Microprocessor Interface)

| Pin Symbol | Pin Name | Pin No. | I/O | Output | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RS, StB | Register select/strobe | 13 | 1 | - | When Parallel data transfer is selected, this pin is Register select. <br> L: Select instruction register(IR). <br> H: Select data register(DR). <br> When serial data transfer mode is selected, this pin is the strobe input. Data can be input when this signal goes L. Command processing is performed at the rising edge of this signal. |
| /CS | Chip select | 26 | 1 | - | When this pin is $L$, this device is active. |
| $\begin{aligned} & \mathrm{E}(/ \mathrm{RD}) \text {, } \\ & \text { SCK } \end{aligned}$ | Enable(read)/shift clock | 14 | 1 | - | When M68 parallel data transfer mode is selected (E), this pin is enabled. Data is written at the falling edge. <br> When i80 parallel data transfer selected (/RD), this pin is a read-enable pin. When this pin is $L$, data is output to the data bus. <br> When serial data transfer is selected, this pin is the shift clock input. Data is written at the rising edge. |
| R,/W(/WR) | Read/write signal (write) | 12 | 1 | - | When M68 parallel data transfer mode is selected (R,/W), this pin is the data transfer select pin. <br> L: Write <br> H: Read <br> When i80 parallel data transfer mode is selected (/WR), this pin is written a write-enable pin. Data is written at rising edge of this signal. <br> When serial data transfer mode is selected this pin is fixed to H or L . |
| SI,SO | Serial I/O | 15 | I/O | CMOS <br> 3-states | When serial data transfer mode is selected, this pin is used as an I/O pin. <br> When parallel data transfer mode is selected, this pin is fixed to H or L . DBo to $\mathrm{DB}_{7}$ |
| DB0 - DB7 | Parallel data I/O | 16 to 23 | I/O | CMOS- 3-states | When parallel data transfer mode is selected, these pins are used as I/O pins. <br> When 4-bits transfer mode is selected, $\mathrm{DB}_{4}$ to $\mathrm{DB}_{7}$ are used. Data is transferred starting from the most significant bit (MSB) and stored sequentially. |
| /RESET | Reset | 7 | 1 | - | L: Initializes all the internal registers and commands. Anode and grid outputs are fixed to $\mathrm{V}_{\mathrm{ss} 2}$. |

### 3.3 Logic System (Other Logic)

| Pin Symbol | Pin Name | Pin No. | 1/0 | Output | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OSCIN | Oscillator pin | 6 | - | - | The resister for determining the oscillation frequency is externally attached to this pin. |
| OSCout |  | 5 |  |  |  |
| Xout | Oscillator output | 4 |  | CMOS | Oscillator signal output pin. |
| DS0 | Duty selector | 11 | 1 | - | Sets the duty ratio. The duty ratio is determined by the number of grids. The relationship between the duty ratio and these pins is shown in 4 DUTY RATIO SETTING. |
| DS1 |  | 10 |  |  |  |
| IM | Interface select | 24 | 1 | - | Selects the interface mode: Serial transfer or parallel transfer. <br> L: Selects serial data transfer <br> H: Selects parallel data transfer <br> (In Parallel data transfer mode, the word length differs depending on the instruction.) |
| MPU | Interface select | 25 | 1 | - | Selects the interface mode: i80-type CPU mode or M68-type CPU mode. <br> L: Selects i80-type CPU mode. <br> H: Selects M68-type CPU mode. |
| DLS | Display line select | 9 | 1 |  | Selects the number of display lines at power ON reset or reset. $\begin{aligned} & \text { L: Selects } 1 \text { line }\left(N^{\text {Note }}=0\right) \\ & \text { H: Selects } 2 \text { lines }\left(N^{\text {Note }}=1\right) \end{aligned}$ |
| R,L1 <br> R,L2 | Anode output select | 27 28 | 1 | - | Sets the anode outputs. The Ox pins are set by these pins. <br> The relationship between Ox and Ax (anode) is shown in 5 ANODE SETTING. |
| TEST | Test pin | 8 | 1 | - | A pin for testing the IC. <br> L or open: Normal operation mode H: Test mode |
| TESTout | Test pin | 33 | 0 | - | A pin for testing the IC. Leave this pin open. |

Note N : Display line selection flag for function setting command.
3.4 Logic System (External Extension Driver)

| Pin Symbol | Pin Name | Pin No. | I/O | Output | Description |
| :--- | :--- | :---: | :---: | :---: | :--- |
| SDO | Serial data output | 31 | O | CMOS | Serial data output for extension grid driver. |
| SLK | Serial clock output | 32 | O | CMOS | Shift clock pulse for extension grid driver. |
| /CL | Clear signal | 29 | O | CMOS | Clear signal for extension grid driver. <br> The signal is active low. The grid data stored in the <br> latch of the extension driver is output when this <br> signal is H. If this signal is L, the extension driver <br> outputs L. |
| LE | Latch enable | 30 | O | CMOS | Latch enable signal for extension grid driver. |

### 3.5 Output Pins

| Pin Symbol | Pin Name | Pin No. | I/O | Output |  |
| :--- | :--- | :---: | :---: | :---: | :--- |
| G1- G24 | Grid output | Note | O | CMOS | Grid signal output pins. |
| A1 - A80 <br> $($ O1 - O80 $)$ | Anode output | Note | O | CMOS | Anode signal output pins. |

Note Refer to 4 DUTY RATIO SETTING.

## 4. DUTY RATIO SETTING

The duty ratio of the $\mu$ PD16314 is set by DS0 and DS1 as shown in Table 4-1 below.

Table 4-1. Duty Ratio Setting

| DS0 | DS1 | Duty ratio |
| :---: | :---: | :--- |
| L | L | $1 / 16(\#$ of grids $=16)$ |
| L | H | $1 / 20(\#$ of grids $=20)$ |
| H | L | $1 / 24(\#$ of grids $=24)$ |
| H | H | $1 / 40(\# \text { of grids }=40)^{\text {Note }}$ |

Note When to set to $1 / 40$ duty mode, the external extension grid driver can be used.

## 5. ANODE SETTING

The anode pins are set by R,L1 and R,L2 as shown in Table 5-1 below.

Table 5-1. Anode Setting: 2 Line Display ( $\mathrm{N}=1$ )

| $R, L 1$ | R,L2 | Table No. |
| :---: | :---: | :--- |
| L | L | Table 5-2 |
| L | H | Table 5-3 |
| $H$ | L | Table 5-3 |
| $H$ | $H$ | Table 5-4 |

Table 5-2. Anode Pin Layout (When R,L1 = L, R,L2 = L)

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VDD2 | 37 | N.C. | 73 | A35 | 109 | N.C. |
| 2 | Vss2 | 38 | A1 | 74 | A36 | 110 | A71 |
| 3 | VDD1 | 39 | A2 | 75 | A37 | 111 | A72 |
| 4 | Xout | 40 | A3 | 76 | A38 | 112 | A73 |
| 5 | OSCout | 41 | A4 | 77 | A39 | 113 | A74 |
| 6 | OSCIN | 42 | A5 | 78 | A40 | 114 | A75 |
| 7 | /RESET | 43 | A6 | 79 | A41 | 115 | A76 |
| 8 | TEST | 44 | A7 | 80 | A42 | 116 | A77 |
| 9 | DLS | 45 | A8 | 81 | A43 | 117 | A78 |
| 10 | DS1 | 46 | A9 | 82 | A44 | 118 | A79 |
| 11 | DS0 | 47 | A10 | 83 | A45 | 119 | A80 |
| 12 | R,/W(/WR) | 48 | A11 | 84 | A46 | 120 | G24 |
| 13 | RS,STB | 49 | A12 | 85 | A47 | 121 | G23 |
| 14 | E(/RD),SCK | 50 | A13 | 86 | A48 | 122 | G22 |
| 15 | SI,SO | 51 | A14 | 87 | A49 | 123 | G21 |
| 16 | DB0 | 52 | A15 | 88 | A50 | 124 | G20 |
| 17 | $\mathrm{DB}_{1}$ | 53 | A16 | 89 | A51 | 125 | G19 |
| 18 | $\mathrm{DB}_{2}$ | 54 | A17 | 90 | A52 | 126 | G18 |
| 19 | DB3 | 55 | A18 | 91 | A53 | 127 | G17 |
| 20 | DB4 | 56 | A19 | 92 | A54 | 128 | G16 |
| 21 | DB5 | 57 | A20 | 93 | A55 | 129 | G15 |
| 22 | DB6 | 58 | A21 | 94 | A56 | 130 | G14 |
| 23 | $\mathrm{DB}_{7}$ | 59 | A22 | 95 | A57 | 131 | G13 |
| 24 | IM | 60 | A23 | 96 | A58 | 132 | G12 |
| 25 | MPU | 61 | A24 | 97 | A59 | 133 | G11 |
| 26 | /CS | 62 | A25 | 98 | A60 | 134 | G10 |
| 27 | R,L1 | 63 | A26 | 99 | A61 | 135 | G9 |
| 28 | R,L2 | 64 | A27 | 100 | A62 | 136 | G8 |
| 29 | /CL | 65 | A28 | 101 | A63 | 137 | G7 |
| 30 | LE | 66 | A29 | 102 | A64 | 138 | G6 |
| 31 | SDO | 67 | A30 | 103 | A65 | 139 | G5 |
| 32 | SLK | 68 | A31 | 104 | A66 | 140 | G4 |
| 33 | TESTout | 69 | A32 | 105 | A67 | 141 | G3 |
| 34 | Vss1 | 70 | A33 | 106 | A68 | 142 | G2 |
| 35 | V SS 2 | 71 | A34 | 107 | A69 | 143 | G1 |
| 36 | VDD2 | 72 | N.C. | 108 | A70 | 144 | N.C. |

Table 5-3. Anode Pin Layout (When R,L1 = L, R,L2 = H)

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | V DD | 37 | N.C. | 73 | A6 | 109 | N.C. |
| 2 | V SS 2 | 38 | A40 | 74 | A5 | 110 | A71 |
| 3 | VDD1 | 39 | A39 | 75 | A4 | 111 | A72 |
| 4 | Xоит | 40 | A38 | 76 | A3 | 112 | A73 |
| 5 | OSCout | 41 | A37 | 77 | A2 | 113 | A74 |
| 6 | OSCIN | 42 | A36 | 78 | A1 | 114 | A75 |
| 7 | /RESET | 43 | A35 | 79 | A41 | 115 | A76 |
| 8 | TEST | 44 | A34 | 80 | A42 | 116 | A77 |
| 9 | DLS | 45 | A33 | 81 | A43 | 117 | A78 |
| 10 | DS 1 | 46 | A32 | 82 | A44 | 118 | A79 |
| 11 | DSo | 47 | A31 | 83 | A45 | 119 | A80 |
| 12 | R,/W(/WR) | 48 | A30 | 84 | A46 | 120 | G24 |
| 13 | RS,STB | 49 | A29 | 85 | A47 | 121 | G23 |
| 14 | E(/RD),SCK | 50 | A28 | 86 | A48 | 122 | G22 |
| 15 | SI,SO | 51 | A27 | 87 | A49 | 123 | G21 |
| 16 | DB0 | 52 | A26 | 88 | A50 | 124 | G20 |
| 17 | DB1 | 53 | A25 | 89 | A51 | 125 | G19 |
| 18 | DB2 | 54 | A24 | 90 | A52 | 126 | G18 |
| 19 | DB3 | 55 | A23 | 91 | A53 | 127 | G17 |
| 20 | DB4 | 56 | A22 | 92 | A54 | 128 | G16 |
| 21 | DB5 | 57 | A21 | 93 | A55 | 129 | G15 |
| 22 | DB6 | 58 | A20 | 94 | A56 | 130 | G14 |
| 23 | $\mathrm{DB}_{7}$ | 59 | A19 | 95 | A57 | 131 | G13 |
| 24 | IM | 60 | A18 | 96 | A58 | 132 | G12 |
| 25 | MPU | 61 | A17 | 97 | A59 | 133 | G11 |
| 26 | /CS | 62 | A16 | 98 | A60 | 134 | G10 |
| 27 | R,L1 | 63 | A15 | 99 | A61 | 135 | G9 |
| 28 | R,L2 | 64 | A14 | 100 | A62 | 136 | G8 |
| 29 | /CL | 65 | A13 | 101 | A63 | 137 | G7 |
| 30 | LE | 66 | A12 | 102 | A64 | 138 | G6 |
| 31 | SDO | 67 | A11 | 103 | A65 | 139 | G5 |
| 32 | SLK | 68 | A10 | 104 | A66 | 140 | G4 |
| 33 | TESTout | 69 | A9 | 105 | A67 | 141 | G3 |
| 34 | Vss1 | 70 | A8 | 106 | A68 | 142 | G2 |
| 35 | Vss2 | 71 | A7 | 107 | A69 | 143 | G1 |
| 36 | VDD2 | 72 | N.C. | 108 | A70 | 144 | N.C. |

Table 5-4. Anode Pin Layout (When R,L1 = H, R,L2 = L)

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VDD2 | 37 | N.C. | 73 | A75 | 109 | N.C. |
| 2 | V ss 2 | 38 | A41 | 74 | A76 | 110 | A10 |
| 3 | VDD1 | 39 | A42 | 75 | A77 | 111 | A9 |
| 4 | Xоut | 40 | A43 | 76 | A78 | 112 | A8 |
| 5 | OSCout | 41 | A44 | 77 | A79 | 113 | A7 |
| 6 | OSCIN | 42 | A45 | 78 | A80 | 114 | A6 |
| 7 | /RESET | 43 | A46 | 79 | A40 | 115 | A5 |
| 8 | TEST | 44 | A47 | 80 | A39 | 116 | A4 |
| 9 | DLS | 45 | A48 | 81 | A38 | 117 | A3 |
| 10 | DS1 | 46 | A49 | 82 | A37 | 118 | A2 |
| 11 | DS0 | 47 | A50 | 83 | A36 | 119 | A1 |
| 12 | R,/W(/WR) | 48 | A51 | 84 | A35 | 120 | G24 |
| 13 | RS,STB | 49 | A52 | 85 | A34 | 121 | G23 |
| 14 | E(/RD),SCK | 50 | A53 | 86 | A33 | 122 | G22 |
| 15 | SI,SO | 51 | A54 | 87 | A32 | 123 | G21 |
| 16 | DB0 | 52 | A55 | 88 | A31 | 124 | G20 |
| 17 | DB1 | 53 | A56 | 89 | A30 | 125 | G19 |
| 18 | DB2 | 54 | A57 | 90 | A29 | 126 | G18 |
| 19 | DB3 | 55 | A58 | 91 | A28 | 127 | G17 |
| 20 | DB4 | 56 | A59 | 92 | A27 | 128 | G16 |
| 21 | DB5 | 57 | A60 | 93 | A26 | 129 | G15 |
| 22 | DB6 | 58 | A61 | 94 | A25 | 130 | G14 |
| 23 | $\mathrm{DB}_{7}$ | 59 | A62 | 95 | A24 | 131 | G13 |
| 24 | IM | 60 | A63 | 96 | A23 | 132 | G12 |
| 25 | MPU | 61 | A64 | 97 | A22 | 133 | G11 |
| 26 | /CS | 62 | A65 | 98 | A21 | 134 | G10 |
| 27 | R,L1 | 63 | A66 | 99 | A20 | 135 | G9 |
| 28 | R,L2 | 64 | A67 | 100 | A19 | 136 | G8 |
| 29 | /CL | 65 | A68 | 101 | A18 | 137 | G7 |
| 30 | LE | 66 | A69 | 102 | A17 | 138 | G6 |
| 31 | SDO | 67 | A70 | 103 | A16 | 139 | G5 |
| 32 | SLK | 68 | A71 | 104 | A15 | 140 | G4 |
| 33 | TESTout | 69 | A72 | 105 | A14 | 141 | G3 |
| 34 | Vss1 | 70 | A73 | 106 | A13 | 142 | G2 |
| 35 | Vss2 | 71 | A74 | 107 | A12 | 143 | G1 |
| 36 | VDD2 | 72 | N.C. | 108 | A11 | 144 | N.C. |

Table 5-5. Anode Pin Layout (When R,L1 = H, R,L2 = H)

|  | No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\star$ | 1 | VDD2 | 37 | N.C. | 73 | A46 | 109 | N.C. |
| $\star$ | 2 | V ss 2 | 38 | A80 | 74 | A45 | 110 | A10 |
| $\star$ | 3 | VDD1 | 39 | A79 | 75 | A44 | 111 | A9 |
| $\star$ | 4 | Xout | 40 | A78 | 76 | A43 | 112 | A8 |
| $\star$ | 5 | OSCout | 41 | A77 | 77 | A42 | 113 | A7 |
| $\star$ | 6 | OSCIN | 42 | A76 | 78 | A41 | 114 | A6 |
|  | 7 | /RESET | 43 | A75 | 79 | A40 | 115 | A5 |
|  | 8 | TEST | 44 | A74 | 80 | A39 | 116 | A4 |
|  | 9 | DLS | 45 | A73 | 81 | A38 | 117 | A3 |
|  | 10 | DS1 | 46 | A72 | 82 | A37 | 118 | A2 |
|  | 11 | DS0 | 47 | A71 | 83 | A36 | 119 | A1 |
|  | 12 | R,/W | 48 | A70 | 84 | A35 | 120 | G24 |
|  | 13 | RS,STB | 49 | A69 | 85 | A34 | 121 | G23 |
|  | 14 | E(/RD),SCK | 50 | A68 | 86 | A33 | 122 | G22 |
|  | 15 | SI,SO | 51 | A67 | 87 | A32 | 123 | G21 |
|  | 16 | DB0 | 52 | A66 | 88 | A31 | 124 | G20 |
|  | 17 | DB1 | 53 | A65 | 89 | A30 | 125 | G19 |
|  | 18 | DB2 | 54 | A64 | 90 | A29 | 126 | G18 |
|  | 19 | DB3 | 55 | A63 | 91 | A28 | 127 | G17 |
|  | 20 | DB4 | 56 | A62 | 92 | A27 | 128 | G16 |
|  | 21 | DB5 | 57 | A61 | 93 | A26 | 129 | G15 |
|  | 22 | DB6 | 58 | A60 | 94 | A25 | 130 | G14 |
|  | 23 | $\mathrm{DB}_{7}$ | 59 | A59 | 95 | A24 | 131 | G13 |
|  | 24 | IM | 60 | A58 | 96 | A23 | 132 | G12 |
|  | 25 | MPU | 61 | A57 | 97 | A22 | 133 | G11 |
|  | 26 | /CS | 62 | A56 | 98 | A21 | 134 | G10 |
|  | 27 | R,L1 | 63 | A55 | 99 | A20 | 135 | G9 |
|  | 28 | R,L2 | 64 | A54 | 100 | A19 | 136 | G8 |
|  | 29 | /CL | 65 | A53 | 101 | A18 | 137 | G7 |
|  | 30 | LE | 66 | A52 | 102 | A17 | 138 | G6 |
|  | 31 | SDO | 67 | A51 | 103 | A16 | 139 | G5 |
|  | 32 | SLK | 68 | A50 | 104 | A15 | 140 | G4 |
|  | 33 | TESTout | 69 | A49 | 105 | A14 | 141 | G3 |
|  | 34 | Vss1 | 70 | A48 | 106 | A13 | 142 | G2 |
|  | 35 | Vss2 | 71 | A47 | 107 | A12 | 143 | G1 |
|  | 36 | VDD2 | 72 | N.C. | 108 | A11 | 144 | N.C. |

Table 5-6. Anode Setting: 1 Line Display ( $\mathrm{N}=0$ )

| R,L1 | $\mathrm{R}, \mathrm{L} 2$ | Table No. |
| :---: | :---: | :--- |
| Don't care | L | Table 5-7 |
| Don't care | H | Table 5-8 |

Table 5-7. Anode Pin Layout (When R,L2 = L)

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VDD2 | 37 | N.C. | 73 | A35 | 109 | N.C. |
| 2 | Vss2 | 38 | A1 | 74 | A36 | 110 | Unused |
| 3 | VDD1 | 39 | A2 | 75 | A37 | 111 |  |
| 4 | Xout | 40 | A3 | 76 | A38 | 112 |  |
| 5 | OSCout | 41 | A4 | 77 | A39 | 113 |  |
| 6 | OSCIN | 42 | A5 | 78 | A40 | 114 |  |
| 7 | /RESET | 43 | A6 | 79 | Unused | 115 |  |
| 8 | TEST | 44 | A7 | 80 |  | 116 |  |
| 9 | DLS | 45 | A8 | 81 |  | 117 |  |
| 10 | DS1 | 46 | A9 | 82 |  | 118 |  |
| 11 | DS0 | 47 | A10 | 83 |  | 119 | $\downarrow$ |
| 12 | R,/W | 48 | A11 | 84 |  | 120 | G24 |
| 13 | RS,STB | 49 | A12 | 85 |  | 121 | G23 |
| 14 | E(/RD),SCK | 50 | A13 | 86 |  | 122 | G22 |
| 15 | SI,SO | 51 | A14 | 87 |  | 123 | G21 |
| 16 | DB0 | 52 | A15 | 88 |  | 124 | G20 |
| 17 | DB1 | 53 | A16 | 89 |  | 125 | G19 |
| 18 | DB2 | 54 | A17 | 90 |  | 126 | G18 |
| 19 | DB3 | 55 | A18 | 91 |  | 127 | G17 |
| 20 | DB4 | 56 | A19 | 92 |  | 128 | G16 |
| 21 | DB5 | 57 | A20 | 93 |  | 129 | G15 |
| 22 | DB6 | 58 | A21 | 94 |  | 130 | G14 |
| 23 | $\mathrm{DB}_{7}$ | 59 | A22 | 95 |  | 131 | G13 |
| 24 | IM | 60 | A23 | 96 |  | 132 | G12 |
| 25 | MPU | 61 | A24 | 97 |  | 133 | G11 |
| 26 | /CS | 62 | A25 | 98 |  | 134 | G10 |
| 27 | R,L1 | 63 | A26 | 99 |  | 135 | G9 |
| 28 | R,L2 | 64 | A27 | 100 |  | 136 | G8 |
| 29 | /CL | 65 | A28 | 101 |  | 137 | G7 |
| 30 | LE | 66 | A29 | 102 |  | 138 | G6 |
| 31 | SDO | 67 | A30 | 103 |  | 139 | G5 |
| 32 | SLK | 68 | A31 | 104 |  | 140 | G4 |
| 33 | TESTout | 69 | A32 | 105 |  | 141 | G3 |
| 34 | Vss1 | 70 | A33 | 106 |  | 142 | G2 |
| 35 | Vss2 | 71 | A34 | 107 |  | 143 | G1 |
| 36 | VDD2 | 72 | N.C. | 108 | $\downarrow$ | 144 | N.C. |

Table 5-8. Anode Pin Layout (When R,L2 = H)

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | V DD | 37 | N.C. | 73 | A6 | 109 | N.C. |
| 2 | V ss | 38 | A40 | 74 | A5 | 110 | Unused |
| 3 | VDD1 | 39 | A39 | 75 | A4 | 111 |  |
| 4 | Xоut | 40 | A38 | 76 | A3 | 112 |  |
| 5 | OSCout | 41 | A37 | 77 | A2 | 113 |  |
| 6 | OSCIN | 42 | A36 | 78 | A1 | 114 |  |
| 7 | /RESET | 43 | A35 | 79 | Unused | 115 |  |
| 8 | TEST | 44 | A34 | 80 |  | 116 |  |
| 9 | DLS | 45 | A33 | 81 |  | 117 |  |
| 10 | DS1 | 46 | A32 | 82 |  | 118 |  |
| 11 | DS0 | 47 | A31 | 83 |  | 119 | $\nabla$ |
| 12 | R,/W | 48 | A30 | 84 |  | 120 | G24 |
| 13 | RS,STB | 49 | A29 | 85 |  | 121 | G23 |
| 14 | E(/RD),SCK | 50 | A28 | 86 |  | 122 | G22 |
| 15 | SI,SO | 51 | A27 | 87 |  | 123 | G21 |
| 16 | DB0 | 52 | A26 | 88 |  | 124 | G20 |
| 17 | DB1 | 53 | A25 | 89 |  | 125 | G19 |
| 18 | DB2 | 54 | A24 | 90 |  | 126 | G18 |
| 19 | DB3 | 55 | A23 | 91 |  | 127 | G17 |
| 20 | DB4 | 56 | A22 | 92 |  | 128 | G16 |
| 21 | DB5 | 57 | A21 | 93 |  | 129 | G15 |
| 22 | DB6 | 58 | A20 | 94 |  | 130 | G14 |
| 23 | $\mathrm{DB}_{7}$ | 59 | A19 | 95 |  | 131 | G13 |
| 24 | IM | 60 | A18 | 96 |  | 132 | G12 |
| 25 | MPU | 61 | A17 | 97 |  | 133 | G11 |
| 26 | /CS | 62 | A16 | 98 |  | 134 | G10 |
| 27 | R,L1 | 63 | A15 | 99 |  | 135 | G9 |
| 28 | R,L2 | 64 | A14 | 100 |  | 136 | G8 |
| 29 | /CL | 65 | A13 | 101 |  | 137 | G7 |
| 30 | LE | 66 | A12 | 102 |  | 138 | G6 |
| 31 | SDO | 67 | A11 | 103 |  | 139 | G5 |
| 32 | SLK | 68 | A10 | 104 |  | 140 | G4 |
| 33 | TESTout | 69 | A9 | 105 |  | 141 | G3 |
| 34 | V SS 1 | 70 | A8 | 106 |  | 142 | G2 |
| 35 | V $\mathrm{ss}^{2}$ | 71 | A7 | 107 |  | 143 | G1 |
| 36 | VDD2 | 72 | N.C. | 108 | $\downarrow$ | 144 | N.C. |

## 6. VFD DISPLAY

The $\mu$ PD16314 can display 24 characters $\times 2$ lines, and a VFD can be connected as shown in the figure below.

Figure 6-1. VFD Display


## 7. BLOCK FUCTIONS

### 7.1 CPU Interface

The $\mu$ PD16314 is provided with a 4-or 8-bit parallel interface and a serial interface. The interface mode is set by the IM pin.
$I M=$ "L": Serial data transfer
$\mathrm{IM}=$ "H": Parallel data transfer

Table 7-1. CPU Interface

| IM | $/ \mathrm{CS}$ | $\mathrm{RS}, \mathrm{STB}$ | $\mathrm{E}(/ \mathrm{RD}), \mathrm{SCK}$ | $\mathrm{R}, \mathrm{W}(/ \mathrm{WR})$ | MPU | $\mathrm{SI}, \mathrm{SO}$ | DBn |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | CS | STB | SCK | Note | Note | $\mathrm{SI}, \mathrm{SO}$ | Note |
| H | ICS | RS | $\mathrm{E}(/ \mathrm{RD})$ | $\mathrm{R}, / \mathrm{W}(/ W R)$ | MPU | Note | DBn |

Note Fix this pin to H or L.

### 7.2 Registers (IR, DR)

The $\mu$ PD16314 has two 8 -bit registers: an instruction register (IR) and a data register (DR). The IR stores instruction codes, such as display clear and cursor shift, and address information for display data RAM (DDRAM) and character generator RAM (CGRAM). The IR can only be written to from the MPU. The DR temporarily stores the data to be written or read from DDRAM or CGRAM

Table 7-2. Register Selection (IR, DR)

| Common | M68 | 180 |  | Function |
| :---: | :---: | :---: | :---: | :---: |
| RS | R,/W | /RD | /WR |  |
| L | L | H | L | IR data is written as an internal operation (display clear, etc.) |
| L | H | L | H | Data is read to the busy flag ( $\mathrm{DB}_{7}$ ) and address counter ( $\mathrm{DB}_{6}$ to $\mathrm{DB}_{0}$ ) |
| H | L | H | L | DR data is written (DR $\rightarrow$ DDRAM, CGRAM). |
| H | H | L | H | DR data is read (DDRAM, CGRAM $\rightarrow$ DR). |

### 7.3 Busy Flag (Read BF Flag)

$L$ is always output for busy flag data (DB7).

### 7.4 Address Counter (AC)

The address counter(AC) assigns addresses to both DDRAM and CGRAM. When an instruction address is written the IR, the address information is sent from the IR to the AC.
Selection of either DDRAM or CGRAM is also determined concurrently by the instruction. After writing to (reading from) DDRAM or CGRAM, the AC is automatically incremented (+1). The AC contents are output to DB6 to DB6 when $R S=L$ and $R, / W=H$ (Refer to Table 7-2. Register Selection (IR,DR).).

### 7.5 Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data displayed in 8 -bit character codes. Its capacity is $80 \times 8$ bits, or 80 characters. The area in DDRAM that is not used for display can be used as general data RAM. Refer to 7.5.1 1-line display ( $\mathbf{N}=\mathbf{0}$ ), 7.5.2 2-line display ( $\mathbf{N}=\mathbf{1}$ ) for the relationship between the DDRAM address and the position on the VFD.
The DDRAM address (ADD) is set in the address counter (AC) as hexadecimal.

Figure 7-1. DDRAM Address

|  | High-order bits |  |  | Low-order bits |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO |

Example : DDRAM address "26"

| 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2 |  | 6 |  |  |  |  |

### 7.5.1 1 -line display $(\mathbf{N}=0)$

Figure 7-2. 1-Line Display
Display position

| (Digit) | 1 | 2 | 3 | 4 | 5 | 6 | ....... | 79 | 80 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM address | 00 | 01 | 02 | 03 | 04 | 05 | $\ldots$ | 4E | 4F |

(Hexadecimal)

When there are fewer than 80 display characters, the display begins at the head position. For example, if using only one $\mu$ PD16314, 24 characters are displayed. When a display shift operation is executed, the DDRAM address shifts. Refer to Figure 7-3. Example of 1-line/24-Character Display.

Figure 7-3. 1-line by 24 Characters Display Example
Display position

| (Digit) | 1 | 2 | 3 | 4 | 5 | 6 | ..... | 23 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM address | 00 | 01 | 02 | 03 | 04 | 05 | $\ldots$ | 16 | 17 |
| (Hexadecimal) |  |  |  |  |  |  |  |  |  |
| Left shift | 01 | 02 | 03 | 04 | 05 | 06 | $\ldots$ | 17 | 18 |
| Right shift | 4F | 00 | 01 | 02 | 03 | 04 | $\ldots$ | 15 | 16 |

### 7.5.2 2-line display ( $\mathrm{N}=1$ )

Figure 7-4. 2-Line Display

| Display position (Digit) | 1 | 2 | 3 | 4 | 5 | 6 | ....... | 39 | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM address | 00 | 01 | 02 | 03 | 04 | 05 | ....... | 26 | 27 |
| (Hexadecimal) | 40 | 41 | 42 | 43 | 44 | 45 | ....... | 66 | 67 |

When the number of display character is less than $40 \times 2$ lines, the 2 lines are displayed from the head. The first line end address and the second line start address are not consecutive.
For example, if using only one $\mu$ PD16314, 24 characters $\times 2$ lines are displayed. When a display shift operation is executed, the DDRAM address shifts. Refer to Figure 7-5. Example of 2-Line/24-Character Display.

Figure 7-5. Example of 2-Line/24-Character Display
Display position

| (Digit) | 1 | 2 | 3 | 4 | 5 | 6 |  | 23 | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM address | 00 | 01 | 02 | 03 | 04 | 05 |  | 16 | 17 |
| (Hexadecimal) | 40 | 41 | 42 | 43 | 44 | 45 |  | 56 | 57 |

Left shift | 01 | 02 | 03 | 04 | 05 | 06 | $\ldots \ldots$ | 17 | 18 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 41 | 42 | 43 | 44 | 45 | 46 | $\ldots \ldots .$. | 57 | 58 |

Right shift | 27 | 00 | 01 | 02 | 03 | 04 | $\ldots \ldots$. | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $6 y y y y y y y y y y$ | 42 | 40 | 41 | 42 | 43 | 44 | $\ldots . . .$. | 55 |

For 40 characters x 2 lines display, the $\mu$ PD16314 can be extended using one 16-output grid extension driver. When a display shift operation is executed, the DDRAM address shifts. Refer to Figure 7-6. Example of 2-Line/40-Character Display.

Figure 7-6. Example of 2-Line/40-Character Display
Display position

| (Digit) | 1 | 2 | 3 | 4 | 23 | 24 | 25 | 39 | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM address | 00 | 01 | 02 | 03 | 16 | 17 | 18 | 26 | 27 |
| (Hexadecimal) | 40 | 41 | 42 | 43 | 56 | 57 | 58 | 66 | 67 |

Left shift | 01 | 02 | 03 | 04 |  | 17 | 18 | 19 |  |  | 27 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 42 | 43 | 44 |  | 57 | 58 | 59 |  |  | 57 |



### 7.6 Character Generator ROM (CGROM)

CGROM, which is ROM for generating character patterns of $5 \times 8$ dots from 8 -bit character codes, generates 240 types of character patterns.
The character codes are shown on the following page. The character codes 00 H to 0 FH are allocated to the CGRAM.

Figure 7-7. Character Code Table 1 (ROM code: 001)


Figure 7-8. Character Code Table 2 (ROM code: 002)


### 7.7 Character Generator RAM (CGRAM)

With character generator RAM (CGRAM), the user can rewrite character patterns by program. For $5 \times 8$ dots, 8character patterns can be written.
Character codes 00 H to 07 H and 08 H to 0 FH have the same CGRAM contents.
Refer to Figure 7-9 for the relationship between the CGRAM address and data and display patterns. Areas that are not used for display can be used as general data RAM.

Figure 7-9. Relationship between the CGRAM Address, Character Code (DDRAM) and $5 \times 7$ (With Cursor) Dot Character Patterns (CGRAM)


Remarks 1. $x$ : Don't care.
2. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 ( 3 bits: 8 types).
3. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor specification. If the 8 th line data is made 0 , the display is determined by the cursor specifiaction. If the 8 th line data is 1 , the 8th line will light up regardless of the cursor presence.
4.1 for CGRAM data corresponds to display selection and 0 to non selection.

### 7.8 Timing Generator

The timing generator generates timing signals for the operation of internal circuits such as DDRAM, CGRAM and CGROM. The RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interference. Therefore, when writing data to DDRAM, for example, there will be no undesirable interference, such as flickering, in areas other than the display area.

### 7.9 VFD Driver Circuit

The VFD driver circuit consists of 24 grid signal drivers and 80 anode signal drivers. When the character font and number of digits are selected, the required grid signal drivers automatically output drive waveforms.

### 7.10 Cursor/Blink Control Circuit

The cursor/blink control circuit generates the cursor or character blink. The cursor or blink is valid at the digit located at the display data RAM (DDRAM) address set in the address counter (AC).
For example, when the address counter is 08 H , the cursor position is displayed at DDRAM address 08 H .

Figure 7-10. Cursor/Blink Control

|  | AC6 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

## For 1-line display

Display position


For 2-line display
Display position

| (Digit) | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM address | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB |
| (Hexadecimal) | 40 | 41 | 42 | 43 | 44 | 45 | 46 |  |  | 49 | 4A | 4B |

Cursor position

## 8. INTERFACING WITH CPU (DATA TRANSFER)

## * 8.1 Parallel Data Transfer M68 (IM = H, MPU = H)

This IC can interface (data transfer) with the CPU in 4 or 8 bits (M68 interface: $I M=H, M P U=H$ ).
However, because the internal registers consist of 8 bits, when transfering data in 4 bits $\mathrm{DB}_{4}$ to $\mathrm{DB}_{7}$ must be used twice. When using 4-bit parallel data transfer, maintain the $\mathrm{DB}_{0}$ to $\mathrm{DB}_{3}$ pins at H or L . The transfer order is the higher 4 bits first (D4 to D7) followed by the lower 4 bits (D0 to D3).

Figure 8-1. Parallel Data Transfer M68 (IM = H, MPU = H)
(a) 4-bit data transfer (M68)

$\mathrm{DB}_{7}$


DB6

(b) 8-bit data transfer (M68)


### 8.2 Parallel Data Transfer i80 (IM = H, MPU = L)

When $\mathrm{IM}=\mathrm{H}, \mathrm{MPU}=\mathrm{L}$ is set, i 80 is selected. In the $\mu \mathrm{PD} 16314$, each time data is sent to and from the CPU, the data is retained the bus holder attached to internal data bus, and is written to the display data RAM by the next data write cycle. When the CPU reads the contents of the display data RAM, the read data is retained in the bus holder for the first data read cycle (dummy), and is read out on the system bus at the next data read cycle.
There are certain restrictions in the read sequence of this display data RAM. Be advised that data of the specified address is not generated by the read instruction issued immediately after the address setting. This data is generated when the data is read of the second time. Thus, a dummy read is required following an address setting or write cycle. This relationship is shown in following figure.

Figure 8-2. Parallel Data Transfer i80 (IM = H, MPU = L)


Reading
MPU


### 8.3 Serial Data Transfer

This IC can interface (data transfer) with the CPU in serial.
Data can be written when STB = L. The first byte is the start byte. The IR or the DR is selected by the RS bit(bit 6) and data write or read by R,/W(bit $5=0$ ). The next first bytes are instructions on data.
When data is read, whether to read the busy flag + address counter (AC6 to AC0) or to read the data written in DDRAM or CGRAM is chosen by the start byte input first. Data is output at the falling edge of the shift clock.

Figure 8-3. Serial Data Transfer
Data write


Data read STB


## 9. INSTRUCTIONS

| Instruction | RS | R,/W | DB7 | DB6 | DB5 | DB4 | $\mathrm{DB}_{3}$ | DB2 | DB1 | DB0 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clear display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Clears the entire display, and sets the DDRAM address to 00 H . |
| Cursor home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | Sets the DDRAM address to 00 H . <br> Also returns the display being shifted to the original position. <br> DDRAM contents remain unchanged. |
| Entry mode set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Sets the cursor direction and specifies display shift. These operations are performed during writing/reading data. |
| Display ON/OFF | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | Turns the entire display ON/OFF(D), the cursor ON/OFF(C), and sets the cursor blink at the character position(B). |
| Cursor or display shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | X | X | Shifts the display or cursor. Maintains DDRAM contents. |
| Function set | 0 | 0 | 0 | 0 | 1 | DL | N | X | BR1 | BRO | Sets the data length (parallel data transfer) and number of lines |
| CGRAM address set | 0 | 0 | 0 | 1 | ACG |  |  |  |  |  | Set the address of CGRAM. After that, CGRAM data is transferred. |
| DDRAM address set | 0 | 0 | 1 |  |  |  | AD D |  |  |  | Set the address of DDRAM. After that, DDRAM data is transferred. |
| Read busy flag \& address | 0 | 1 | BF='0' | AC |  |  |  |  |  |  | Reads the busy flag (BF) and address counter. <br> BF o always outputs ' 0 '. |
| Write data to CGRAM or DDRAM | 1 | 0 | Write data |  |  |  |  |  |  |  | Writes data to CGRAM or DDRAM. |
| Read data from CGRAM or DDRAM | 1 | 1 | Read DR data |  |  |  |  |  |  |  | Reads data from CGRAM or DDRAM. |

Remarks 1. $I / D=1$ : Increment
I/D $=0$ : Decrement
$S=1$ : Display shift enabled
$S=0$ : Cursor shift enabled
$S / C=1$ : Display shift
S/C = 0: Cursor shift
$R / L=1$ : Shift to the right
$R / L=0$ : Shift to the left
$D L=1: 8$ bits
DL $=0: 4$ bits
$\mathrm{N}=0: 1$ Line
$N=1: 2$ Lines
$B R 1, B R 0=00: 100 \%$
01: 75\%
10: 50\%
11: 25\%
2. X: Don't care

DDRAM: Display Data RAM
CGRAM: Character Generator RAM
ACG: CGRAM address
ADD: DDRAM address
AC: Address counter

## 10. INSTRUCTION DESCRIPTION

### 10.1 Clear Display

|  | RS | R,/w | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DBo |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

This instruction:
(1) Writes to 20 H (Space code) all locations in display data RAM (DDRAM)
(2) Sets the address counter (AC) to the DDRAM address 00 H .
(3) Returns the display Shift to 0.
(4) If cursor is displayed, the cursor is moved to the far left edge of the top line (upper line).

After reset:

| $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

10.2 Cursor Home

|  | RS | R,/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X |

This instruction:
(1) Sets the address counter (AC) to the DDRAM address 00 H .
(2) Returns the display Shift to 0.
(3) If cursor is displayed, the cursor is held at the far edge of left the top line (upper line).

### 10.3 Entry Mode

|  | RS | R,/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S |

The I/D determines the way in which the contents of address counter are modified after every access to DDRAM or CGRAM.

I/D = 1: Address counter incremented after access to DDRAM or CGRAM.
I/D $=0$ : Address counter decremented after access to DDRAM or CGRAM.

The $S$ bit determines a display shift whether or a cursor shift occurs after each write or read to/from DDRAM.
$S=1$ : Display shift enabled.
$S=0$ : Cursor shift enabled.
The direction in which the display is shifted is the opposite to that of the cursor.
For example, if $S=0$ and $I / D=1$, cursor would shift one character to the right after a CPU write to DDRAM. However if $S=1$ and $I / D=1$, the display would shift one character to the left and cursor would maintain its position on the panel.
Note that the cursor is shifted in the direction selected by I/D when DDRAM is read, irrespective of the value of S . Similarly reading and writing CGRAM always causes the cursor to shift.

Table 10-1. Cursor Move and Display Shift by Entry Mode Setting

| I/D | S | After Writing DDRAM Data | After Reading DDRAM Data |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Cursor moves one character to the left. | Cursor moves one character to the left. |
| 1 | 0 | Cursor moves one character to the right. | Cursor moves one character to the right. |
| 0 | 1 | Display shifts one character to the right without <br> cursor moving. | Cursor moves one character to the left. |
| 1 | 1 | Display shifts one character to the left without <br> cursor moving. | Cursor moves one character to the right. |

After reset:

| $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |

### 10.4 Display ON/OFF

|  | RS | R,/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B |

This instruction controls various features of the display.
$\mathrm{D}=1$ : Display on, $\mathrm{D}=0$ : Display off.
$C=1$ : Cursor on, $C=0$ : Cursor off.
$B=1$ : Blink on, $B=0$ : Blink off.
Blinking is achieved by alternating between a normal and all-on display of a character.
The cursor blinks with a frequency of 1 Hz and a duty of $50 \%$.


After reset:

| DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

### 10.5 Cursor or Display Shift



This instruction shifts the display and/or moves the cursor, one character to the left or right, without reading or writing to DDRAM.
The $\mathrm{S} / \mathrm{C}$ bit selects movement of the cursor or movement of both the cursor and display.
$S / C=1$ : Shifts both the cursor and display.
$S / C=0$ : Shifts only the cursor.
The R/L bit selects whether to move the display and/or cursor to the left or right.
$R / L=1$ : Shift one character to the right.
$R / L=0$ : Shift one character to the left.

Table 10-2. Cursor or Display Shift

| S/C | R/L | Cursor |  |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Moves one character to the left. | Display |
| 0 | 1 | Moves one character to the right. | No shift. |
| 1 | 0 | Moves one character to the left with the display. | Shifts one character to the left. |
| 1 | 1 | Moves one character to the right with the display. | Shifts one character to the right. |

### 10.6 Function Setting

|  | RS | R,/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 1 | DL | N | x | BR1 | BR0 |

This instruction sets the data length of the data bus line (when using the parallel interface, $\mathrm{IM}=\mathrm{H}$ ), the number of display lines and the brightness adjustment.
This instruction initializes the system, and must be the first instruction executed after power-on.
$D L=1: 8$-bit CPU interface using $D B 7$ to $D B 0$
$\mathrm{DL}=0$ : 4-bit CPU interface using DB7 to DB4
$\mathrm{N}=0$ : Selects 1 -line display (using anode outputs A1 to A40. A41 to A80 are fixed to low .).
$N=1$ : Selects 2 -line display (using anode outputs A1 to A80).
The BR1, BR0 flags control the brightness of VFD by adjusting the to pulse width of the anode outputs as follows.
tDSP $\cong 200 \mu \mathrm{~s}, \mathrm{tBLK} \cong 10 \mu \mathrm{~s}$

| BR1 | BR0 | Brightness | tp |
| :---: | :---: | :---: | :--- |
| 0 | 0 | $100 \%$ | tDSP $\times 1.00$ |
| 0 | 1 | $75 \%$ | tDSP $\times 0.75$ |
| 1 | 0 | $50 \%$ | tDSP $\times 0.50$ |
| 1 | 1 | $25 \%$ | tDSP $\times 0.25$ |



Remark n : Number of grids, $\mathrm{T}=\mathrm{n} \times$ (tDSP + tbLk $)$

After reset:

| $\mathrm{DB}_{7}$ | DB | D | DB | $\mathrm{DB}_{4}$ | DB 3 | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | DB |  |  |  |  |  |  |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |

### 10.7 CGRAM Address Setting

|  | RS | R,/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 1 | A | A | A | A | A | A |

This instruction:
(1) Loads a new 6-bit address into the address counter.
(2) Sets the address counter to point to CGRAM.

Once the CGRAM data write instruction has been executed, the value of the address counter (AC) will be automatically incremented ( +1 ) or decremented ( -1 ), as determined by the entry mode setting instruction. The CGRAM address is moved from 3 FH to $00 \mathrm{H}(+1$, increment setting) or from 00 H to 3 FH ( -1 , decrement setting).

After reset: Don't care.
10.8 DDRAM address setting


This instruction:
(1) Loads a new 7-bit address into the address counter.
(2) Sets the address counter to point to DDRAM.

Once the DDRAM address setting has been executed once, the contents of the address counter (AC) will be automatically incremented ( +1 ) or decremented ( -1 ) after every access of DDRAM, as determined by the entry mode setting instruction.

Table 10-3. Valid DDRAM Address Range

|  | Number of Characters | Address Range |
| :---: | :---: | :---: |
| 1st line | 40 | 00 H to 27 H |
| 2nd line | 40 | 40 H to 67 H |

After reset: Don't care.

### 10.9 Reading Busy Flag and Address

|  | RS | R,/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 1 | BF | A | A | A | A | A | A | A |

This instruction reads the busy flag $(B F)^{\text {Note }}$ and the value of the address counter in binary "AAAAAAA". This address counter is used by the CGRAM and DDRAM addresses, and its value is determined by the previous instruction. The address counter contents are same as for the CGRAM address setting and DDRAM address setting instructions.

Note The busy flag (BF) always outputs 0 .

### 10.10 Writing Data to CGRAM or DDRAM

|  | RS | R,/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 1 | 0 | D | D | D | D | D | D | D | D |

This instruction writes 8-bit binary data "DDDDDDDD" to CGRAM or DDRAM.
Whether to write to CGRAM or DDRAM is determined by the following instruction of CGRAM address setting or DDRAM address setting. After a data write, the value address is automatically incremented or decremented by 1 according to the entry mode set. The entry mode also determines the display shift.

### 10.11 Reading Data from CGRAM or DDRAM



This instruction reads 8-bit binary data "DDDDDDDD" from CGRAM or DDRAM.
The previous specification determines whether CGRAM or DDRAM is to be read. Before entering this instruction, either the CGRAM address setting or the DDRAM address setting instruction must be executed. If neither is executed, the first read data is invalid, so when consecutively executing read instructions, the next address data is normally read from the second read. The address setting instructions do not need to be executed just before this read instruction, when the cursor is shifted by the cursor or display shift instruction (only when reading out data from DDRAM).

The operation of the cursor shift instruction is the same as the DDRAM address setting instruction. After reading one data, the value of the address is automatically incremented or decremented by 1 according to the entry mode selection.

Caution The address counter is automatically incremented or decremented by 1 after the data write instruction to CGRAM or DDRAM is executed. However, even if the contents of the RAM to be data read instruction is executed indicated by the address counter cannot be read.

Therefore, to read the data correctly, execute the address setting instruction or the cursor shift instruction (only in the case of DDRAM data read) just before reading, or, read from the second data in the case of executing the consecutive read data instruction.

### 10.12 Power On Reset

The Internal status of $\mu$ PD16314 is initialized as follows after the power supply is turned on.
(1) Display clear: DDRAM is filled with 20 H (space code).
(2) The address counter is set to 00 H .

The address counter is set to point to DDRAM.
(3) Display ON/OFF: $\mathrm{D}=0, \mathrm{C}=0, \mathrm{~B}=0$
(4) Entry mode set: $I / D=1, S=0$
(5) Function set: $\mathrm{DL}=1, \mathrm{~N}=1$
(6) Brightness adjustment: BR0 $=\mathrm{BR} 1=0$
(7) The CPU interface and duty ratio selection are based on Table 10-4.

Table 10-4. Relationship between Status of $\mu$ PD16314 and Pin Selection at Power on Reset

| Pin Name |  |  |  | Function | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TEST | IM | DS1 | DS0 |  |  |
| H | x | x | X | Self test mode |  |
| L or open | L | X | X | Serial interface | SI,SO, SCK, STB used |
| L or open | H | x | X | Parallel interface | $\mathrm{RS}, \mathrm{E}, \mathrm{R}, / \mathrm{W}, \mathrm{DB}_{7}$ to $\mathrm{DB}_{4}$, or $\mathrm{DB}_{7}$ to $\mathrm{DB}_{0}$ used |
| L or open | x | L | L | Duty $=1 / 16$ (16C $\times 1$ or 2L display) | The extension driver does not need to be used. |
| L or open | X | L | H | Duty $=1 / 20$ (20C $\times 1$ or 2L display) | The number of lines is selected |
| L or open | X | H | L | Duty $=1 / 24$ (24C $\times 1$ or 2L display) | by insutruction. |
| L or open | X | H | H | Duty $=1 / 40$ (40C $\times 1$ or 2L display) | The extension driver should be used. <br> The number of lines is selected by instruction. |

Remark X: Don't care

## 11. EXAMPLE OF DATA TRANSFER (8-bit Parallel, Data Increment Mode)

Figure 11-1. Initialization and Data Setting Procedure


Table 11-1. Example of Initialization and Data Setting (M68 Series CPU)

| RS | R,/w | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power ON |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | x | 0 | 1 | Function setting <br> Data length: 8 bits, <br> Display line number: 2 lines <br> VFD brightness: $75 \%$ |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | CGRAM address set to 00H |
| 1 | 0 | x | x | x | D | D | D | D | D | Write data to CGRAM 64 bytes ( 8 characters) |
|  |  | x | x | x | D | D | D | D | D |  |
|  |  | x | x | x | D | D | D | D | D |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DDRAM address set to 00H |
| 1 | 0 | D | D | D | D | D | D | D | D | Write data to DDRAM 80 bytes ( 80 characters) |
|  |  | D | D | D | D | D | D | D | D |  |
|  |  | D | D | D | D | D | D | D | D |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | Display ON, cursor OFF, cursor blink OFF |

## 12. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{Vs} 1=\mathrm{V}_{\mathrm{ss} 2}=0 \mathrm{~V}\right)$

| Parameter |  | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Logic power supply voltage |  | VDD1 | -0.5 to +6.0 | V |
| Logic input voltage |  | $V_{1}$ | -0.5 to $\mathrm{V}_{\mathrm{DD} 1}+0.5$ | V |
| Logic output voltage |  | Vo1 | -0.5 to VDD1 +0.5 | V |
| Driver power supply voltage |  | VDD2 | -0.5 to +60 | V |
| Driver output voltage |  | Vo2 | -0.5 to $\mathrm{V}_{\mathrm{DD} 2}+0.5$ | V |
| Driver output current | Anode | lol2A | 10 | mA |
|  |  | Іон2A | -2 | mA |
|  | Grid | lolza | 15 | mA |
|  |  | Іон2G | -20 | mA |
| Allowable loss |  | PD | 1.2 | W |
| Operating ambient temperature |  | TA | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature |  | $\mathrm{T}_{\text {stg }}$ | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.


| Parameter |  | Symbol | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic power supply voltage |  | Vod1 | 2.7 | 5.0 | 5.5 | V |
| Logic system input voltage |  | VIN | 0 |  | VDD1 | V |
| Driver power supply voltage |  | VDD2 | 20 |  | 50 | V |
| Driver output current | Anode | lol2A |  |  | 5 | mA |
|  |  | Іон2A |  |  | -1 | mA |
|  | Grid | lol2g |  |  | 8 | mA |
|  |  | І OH 2 g |  |  | -15 | mA |

Remark NEC recommends that power is applied to the chipset in the order given below.

$$
\text { VDD1 } \rightarrow \text { Input } \rightarrow \text { VDD2 }
$$

When turning the power off, the reverse order should be applied.

## Electrical Characteristics

(Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS} 1}=\mathrm{V}_{\mathrm{SS} 2}=0 \mathrm{~V}$ )

|  | Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\star$ | High-level input voltage 1 | $\mathrm{V}_{\mathrm{H} 1}$ | Logic, except E,SCK, /RESET, R,/W | $0.7 \mathrm{VDD1}$ |  |  | V |
| $\star$ | Low-level input voltage 1 | VIL1 | Logic, except E,SCK, /RESET, R,/W |  |  | $0.3 \mathrm{VDD1}$ | V |
| $\star$ | High-level input voltage 2 | VIH2 | E,SCK, /RESET, R,/W | 0.8 Vod1 |  |  | V |
| $\star$ | Low-level input voltage 2 | VIL2 | E,SCK, /RESET, R,/W |  |  | $0.2 \mathrm{VDD1}$ | V |
|  | High-level output voltage (Logic) | Vor1 | DBn, SI,SO, SDO, SLK, LE, /CL lot $=-0.1 \mathrm{~mA}$ | VDD1-0.5 |  |  | V |
|  | Low-level output voltage (Logic) | VoL1 | $\begin{aligned} & \text { DBn, SI,SO, SDO, SLK, LE, /CL } \\ & \text { loit }=0.1 \mathrm{~mA} \end{aligned}$ |  |  | Vss1 + 0.5 | V |
|  | High-level input current | IIH | TEST, VIN = VDD1 | 20 |  | 500 | $\mu \mathrm{A}$ |
|  | High-level leakage current | ІІон | Logic, Vin/out = Vid1 |  |  | 1.0 | $\mu \mathrm{A}$ |
| $\star$ | Low-level leakage current | ILOL | Logic, except DBn, SI, SO |  |  | -1.0 | $\mu \mathrm{A}$ |
| $\star$ | Pull-up MOS current | -lp | DBn, SI, SO | 30 | 125 | 280 | $\mu \mathrm{A}$ |
| $\star$ | High-level output voltage (Driver) | Voh2a1 | A1 to $\mathrm{A} 80, \mathrm{Io} 2=-0.5 \mathrm{~mA}$ | 48 |  |  | V |
| $\star$ |  | Voh2az | A1 to A 80, Іон2 $=-1 \mathrm{~mA}$ | 46 |  |  | V |
|  |  | Vонгя | G1 to G24, $\mathrm{IOH2}^{\text {a }}=-15 \mathrm{~mA}$ | 45 |  |  | V |
|  | Low-level output voltage (Driver) | Vol2 | A1 to A80, G1 to G24, lot2 $=1 \mathrm{~mA}$ |  |  | 5 | V |
| $\star$ | Current consumption | IdD1 | Logic (no CPU access) |  |  | 100 | $\mu \mathrm{A}$ |
|  |  | IdD2 | Driver |  |  | 100 | $\mu \mathrm{A}$ |

Remark The TYP. value is a reference value when $T_{A}=25^{\circ} \mathrm{C}$.

Switching Characteristics (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=5.0 \mathrm{~V} \pm 10 \%$ )

| Parameter | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillation frequency | fosc | $\mathrm{R}=56 \mathrm{k} \Omega$ | 392 | 560 | 728 | kHZ |
| Oscillation frequency | fc | OSCIn external clock | 350 | 560 | 750 | kHZ |
| Rise time | TtLH1 | A1 to A80, CL= 50 pF |  |  | 2.5 | $\mu \mathrm{s}$ |
|  | TTLH2 | G 1 to $\mathrm{G} 24, \mathrm{CL}=50 \mathrm{pF}$ |  |  | 0.25 | $\mu \mathrm{s}$ |
| Fall time | Tthl | A1 to A80, G1 to G24, CL $=50 \mathrm{pF}$ |  |  | 1.0 | $\mu \mathrm{s}$ |

Remark The TYP. value is a reference value when $T_{A}=25^{\circ} \mathrm{C}$.

## Switching Timing



## Required Conditions for Timing 1 (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

Parallel data transfer (M68 interface): Write (Vdd1 = $5.0 \mathrm{~V} \pm 10$ \%)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable cycle time | tcyce | $E \uparrow \rightarrow E \uparrow$ | 500 |  |  | ns |
| Enable "H" pulse width | PWEH | E | 230 |  |  | ns |
| Enable "L" pulse width | PWel | E | 230 |  |  | ns |
| RS, R,/W - E setup time | tAs | RS, R,/W $\rightarrow$ E $\uparrow$ | 20 |  |  | ns |
| RS, R,/W - E hold time | $\mathrm{t}_{\text {A }}$ | E $\downarrow \rightarrow$ RS, R,/w | 10 |  |  | ns |
| Data setup time | tos | DATA $\rightarrow$ E $\uparrow$ | 80 |  |  | ns |
| Data hold time | toh | E $\downarrow \rightarrow$ DATA | 10 |  |  | ns |
| Reset pulse width | twre |  | 500 |  |  | ns |

Parallel data transfer (M68 interface): Read (VDD1 $=5.0 \mathrm{~V} \pm 10 \%$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable cycle time | tcyce | $E \uparrow \rightarrow E \uparrow$ | 500 |  |  | ns |
| Enable "H" pulse width | PW ${ }_{\text {EH }}$ | E | 230 |  |  | ns |
| Enable "L" pulse width | PWel | E | 230 |  |  | ns |
| RS, R,/W - E setup time | tAs | RS, R,/W $\rightarrow$ E $\uparrow$ | 20 |  |  | ns |
| RS, R,/W - E hold time | $\mathrm{taH}^{\text {a }}$ | $\mathrm{E} \downarrow \rightarrow \mathrm{RS}, \mathrm{R}, \mathrm{W}$ | 10 |  |  | ns |
| Data delay time | tod | E $\uparrow \rightarrow$ DATA |  |  | 160 | ns |
| Data hold time | tohr | E $\downarrow \rightarrow$ DATA | 5 |  |  | ns |

## Parallel Interface (M68 input)



## Parallel Interface (M68 output)



Remarks 1. The input signal rise time and fall time ( $\mathrm{tr}, \mathrm{tf}$ ) is specified at 15 ns or less.
2. All timing is specified using $20 \%$ and $80 \%$ of VDD1 as the reference.
3. PWEH is specified as the overlap between /CS being $L$ and $E$.

## Required Conditions for Timing 2 (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

Parallel data transfer (i80 interface): Write (Vid1 = 5.0 V $\pm 10 \%$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RS hold time | trH8 | A0 | 10 |  |  | ns |
| RS setup time | trs8 | AO | 10 |  |  | ns |
| System cycle time | tcyc8 |  | 200 |  |  | ns |
| Control "L" pulse width(WR) | tcclw | /WR | 30 |  |  | ns |
| Control "L" pulse width(RD) | tcclr | /RD | 70 |  |  | ns |
| Control "H" pulse width(WR) | tcchw | /WR | 100 |  |  | ns |
| Control "H" pulse width(RD) | tcchr | /RD | 100 |  |  | ns |
| Data setup time | tos8 | $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$ | 30 |  |  | ns |
| Data hold time | tDH8 | $\mathrm{DB}_{0}$ to DB7 | 10 |  |  | ns |
| /RD access time | taccs | $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}, \mathrm{Cl}_{2}=100 \mathrm{pF}$ |  |  | 70 | ns |
| Output disable time | toн8 | $\mathrm{DB}_{0}$ to DB7, $\mathrm{CL}_{\mathrm{L}}=100 \mathrm{pF}$ | 5 |  |  | ns |
| Reset pulse width | twre |  | 500 |  |  | ns |

Parallel Interface (i80)


Remarks 1. The input signal rise time and fall time ( $\mathrm{tr}_{\mathrm{t}} \mathrm{t}_{\mathrm{f}}$ ) is specified at 15 ns or less.
2. All timing is specified using $20 \%$ and $80 \%$ of $V_{D D 1}$ as the reference.
3. tcclw and tcclr are specified as the overlap between /CS being $L$ and /WR and /RD being at the $L$ level.

## Required Conditions for Timing 3 (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

Serial data transfer (VDD1 = $5.0 \mathrm{~V} \pm 10 \%$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock cycle | tcyk | SCK | 500 |  |  | ns |
| High-level shift clock pulse width | twhk | SCK | 200 |  |  | ns |
| Low-level shift clock pulse width | twLk | SCK | 200 |  |  | ns |
| Shift clock hold time | thstbk | STB $\downarrow \rightarrow$ SCK $\downarrow$ | 100 |  |  | ns |
| Data setup time | tos | DATA $\rightarrow$ SCK $\uparrow$ | 100 |  |  | ns |
| Data hold time | toh | SCK $\uparrow \rightarrow$ DATA | 100 |  |  | ns |
| STB hold time | tDkstb | SCK $\uparrow \rightarrow$ STB $\uparrow$ | 500 |  |  | ns |
| STB pulse width | twstb |  | 500 |  |  | ns |
| Wait time | twalt | 8th CLK $\uparrow \rightarrow$ 1st CLK $\downarrow$ | 1 |  |  | $\mu \mathrm{s}$ |
| Output data delay time | todo | STB $\downarrow \rightarrow$ DATA |  |  | 150 | ns |
| Output data hold time | todh | SCK $\uparrow \rightarrow$ DATA | 5 |  |  | ns |
| Reset pulse width | twre |  | 500 |  |  | ns |

## Serial Interface (Input)

## STB




## Serial Interface (Output)



Remarks 1. The input signal rise time and fall time ( $\mathrm{tr}, \mathrm{t} \mathrm{t}$ ) is specified at 15 ns or less.
2. All timing is specified using $20 \%$ and $80 \%$ of VDD1 as the reference.

## AC Measurement Point



## Reset



## Required Conditions for Timing 4 (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$ )

Common timing (M68, i80, serial interface): Power ON reset (VDD1 = 5.0 V $\pm 10$ \%)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Resetting time | tres | VDD | 100 |  |  | $\mu \mathrm{~s}$ |
| VDD rising time | trDD | VDD | 1 |  |  | $\mu \mathrm{~s}$ |
| VDD OFF width | tofF | VDD | 1 |  |  | ms |

Vod


## 13. PACKAGE DRAWING

## 144-PIN PLASTIC LQFP (FINE PITCH) (20×20)



## NOTE

Each lead centerline is located within 0.10 mm ( 0.004 inch) of its true position (T.P.) at maximum material condition.

Detail of lead end


| ITEM | MILLIMETERS | INCHES |
| :---: | :--- | :--- |
| A | $22.0 \pm 0.2$ | $0.866 \pm 0.008$ |
| B | $20.0 \pm 0.2$ | $0.787_{-0.008}^{+0.009}$ |
| C | $20.0 \pm 0.2$ | $0.787_{-0.008}^{+0.009}$ |
| D | $22.0 \pm 0.2$ | $0.866 \pm 0.008$ |
| F | 1.25 | 0.049 |
| G | 1.25 | 0.049 |
| H | $0.22_{-0.04}^{+0.05}$ | $0.009 \pm 0.002$ |
| I | 0.10 | 0.004 |
| J | $0.5($ T.P. $)$ | $0.020($ T.P. $)$ |
| K | $1.0 \pm 0.2$ | $0.039_{-0.008}^{+0.009}$ |
| L | $0.5 \pm 0.2$ | $0.020_{-0.009}^{+0.008}$ |
| M | $0.145_{-0.045}^{+0.055}$ | $0.006 \pm 0.002$ |
| N | 0.10 | 0.004 |
| P | $1.4 \pm 0.1$ | $0.055 \pm 0.004$ |
| Q | $0.125 \pm 0.075$ | $0.005 \pm 0.003$ |
| R | $3+{ }_{-3}^{+7}$ | $3{ }_{-3}^{+7}$ |
| S | 1.7 MAX. | 0.067 MAX. |
|  |  | S144GJ-50-8EU-2 |

## ^ 14. SOLDERING CONDITIONS

Solder the product under the following recommended conditions.
For details of the recommended soldering conditions, refer to information Document Semiconductor Device Mounting Technology Manual (C10535E).
For soldering methods and soldering conditions other than those recommended, please contact an NEC salesperson.

## Surface Mount Type

$\mu$ PD16314GJ-001-8EU: 144-PIN PLASTIC LQFP (20x20 mm)

| Soldering <br> Method | Soldering Condition | Symbol of Recommended <br> Soldering Condition |
| :--- | :--- | :--- |
| Infrared reflow | Package peak temperature: $235^{\circ} \mathrm{C}$, Time: 30 seconds MAX. ( $210^{\circ} \mathrm{C}$ MIN.), <br> Number of times: 3 MAX. <br> <Precaution> <br> Products other than in heat-resistant trays (such as those packaged in a <br> magazine, taping, or non-thermal-resistant tray) cannot be baked in their <br> package. | IR35-103-3 |
| VPS | Package peak temperature: $215^{\circ} \mathrm{C}$, Time: 40 seconds MAX. (200 ${ }^{\circ} \mathrm{C}$ MIN.), <br> Number of times: 3 MAX. <br> <Precaution> <br> Products other than in heat-resistant trays (such as those packaged in a <br> magazine, taping, or non-thermal-resistant tray) cannot be baked in their <br> package. | VP103-3 |
| Wave soldering | Solder path temperature: $260^{\circ} \mathrm{C}$ MAX., Time: 10 seconds MAX., <br> Number of times:1, <br> Preheating temperature: $120^{\circ} \mathrm{C}$ MAX. (Package surface) | WS-60-103-1 |
| Partial heating | Pin temperature: $300^{\circ} \mathrm{C}$ MAX., Time: 3 seconds MAX. (per side of device) |  |

Caution Do not use two or more soldering methods in combination (except the partial heating method).
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.
(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

