

192-BIT AC-PDP DRIVER

DESCRIPTION

The μ PD16347 is a high-withstanding-voltage CMOS driver designed for use with a flat display panel such as a PDP, VFD, or EL panel. It consists of a 192-bit bi-directional shift register, 192-bit latch and high-withstanding-voltage CMOS driver. The logic block operates with a 5.0 V power supply and 3.3 V interface so that it can be directly connected to a gate array and microcomputer. The driver block provides a high-withstanding-voltage output: 80 V.

The logic and driver blocks are made of CMOS circuits, consuming lower power.

FEATURES

- 3-ch, 4-ch, 6-ch and 6-ch (3-ch + 3-ch) input port switching is possible using the IBS1 and IBS2 pins
- Many outputs: 192-bit output
- Clock transfer is switchable via the SDS pin between single edge and double edge
- Data control with transfer clock (external) and latch
- High-speed data transfer: $f_{CLK} = 60$ MHz MAX. (at loading of data)
- On-chip chip temperature detection circuit
- High withstanding voltage and high drive output: 80 V MAX., +15/-30 mA MAX.
- 3.3 V input interface ($V_{DD1} = 5.0$ V)
- High-withstanding-voltage CMOS structure


ORDERING INFORMATION

Part Number	Package
μ PD16347N-xxx	TCP (TAB package)


Remark The TCP's external shape is customized. To order the required shape, please contact one of our sales representatives.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
 Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.


(2) IBS1 = L, IBS2 = L: 4-bit input



(3) IBS1 = H, IBS2 = L: 6-bit input




(4) IBS1 = H, IBS2 = H: 6-bit (3-bit + 3-bit) input



2. PIN CONFIGURATION (IC pad surface)

μPD16347N-xxx: TCP (TAB package)



Remark This figure does not specify the TCP package.

3. PIN FUNCTIONS

Symbol	Pin Name	I/O	Description
/LBLK	Low blanking	Input	/LBLK = L: All output = L
/HBLK	High blanking	Input	/HBLK = L: All output = H
/LE	Latch enable	Input	Latch operation performed at the falling edge.
HZ	Output high impedance	Input	HZ = H: All output set to the high-impedance state
/CLR	Register clear	Input	/CLR = L: All shift register data cleared to the low level
A ₁ to A ₃₍₆₎	Data	Input	The A ₁ to A ₃₍₆₎ are Data input pins. The data shift direction is switched inside the R,/L pin.
CLK	Clock	Input	SDS = H: Shift operation is executed at the rising and falling edges SDS = L: Shift operation is executed at the rising edge
R,/L	Shift direction control	Input	The shift direction control pin of shift register. The shift directions of the shift register are as follows. R,/L = H (right shift): SR ₁ : A ₁ → S ₁ ...S ₁₉₀ (SR ₂ to SR ₆ also shift in the same direction.) R,/L = L (left shift): SR ₁ : A ₁ → S ₁₉₀ ...S ₁ (SR ₂ to SR ₆ also shift in the same direction.) Refer to 5. INTERNAL REGISTER.
IBS1, IBS2	Input mode switch	Input	IBS1 = H, IBS2 = H: 6-bit (3-bit + 3-bit) input, Length of shift register: 32-bit IBS1 = H, IBS2 = L: 6-bit input, Length of shift register: 32-bit IBS1 = L, IBS2 = H: 3-bit input, Length of shift register: 64-bit IBS1 = L, IBS2 = L: 4-bit input, Length of shift register: 48-bit
DET	Temperature detection	Output	The DET is N-ch open-drain output. Low level is output (N-ch transistor: ON) via temperature detection.
SDS	Clock edge switch	Input	SDS = H: Shift operation is executed at the rising and falling edges of CLK (double edge) SDS = L: Shift operation is executed at the rising edge of CLK (single edge)
O ₁ to O ₁₉₂	High withstanding voltage	Output	70 V
V _{DD1}	Logic power supply	–	5 V ± 5%
V _{DD2}	Driver power supply	–	15 to 70 V
V _{DD3}	Temperature detection power supply	–	5 V ± 10%
V _{SS1}	Logic ground	–	Connect to system ground
V _{SS2}	Driver ground	–	Connect to system ground
V _{SS3}	Temperature detection ground	–	Connect to system ground

Caution In 3-bit and 4-bit input mode, unused input pins must be held at the low level or high level.

4. TRUTH TABLE

Shift Register Block

Input			Shift Register
R _i /L	SDS	CLK	
H	H	↑ or ↓	Right shift operation is executed.
H	H	H or L	Hold
H	L	↑	Right shift operation is executed.
H	L	H or L	Hold
L	H	↑ or ↓	Left shift operation is executed.
L	H	H or L	Hold
L	L	↑	Left shift operation is executed.
L	L	H or L	Hold

Latch Block

/LE	Output State of Latch Section (/L _n)
↓	Latch S _n data
H or L	Hold latch (output) data

Driver Block

A	/HBLK	/LBLK	HZ	Output State of Driver Block
				O ₁ to O ₁₉₂
x	L	H	L	All driver output: H
x	x	L	L	All driver output: L
x	x	x	H	All driver output: High-impedance
L	H	H	L	L
H	H	H	L	H

Remark x: H or L

5. INTERNAL REGISTER

Shift Direction (R,/L = H, right shift)


	3-bit input	4-bit input	6-bit input	6-bit (3-bit + 3-bit) input
SR ₁ (A ₁ input register)	A ₁ → S ₁ , S ₄ ... S ₁₉₀	A ₁ → S ₁ , S ₅ ... S ₁₈₉	A ₁ → S ₁ , S ₇ ... S ₁₈₇	A ₁ → S ₁ , S ₄ ... S ₉₄
SR ₂ (A ₂ input register)	A ₂ → S ₂ , S ₅ ... S ₁₉₁	A ₂ → S ₂ , S ₆ ... S ₁₉₀	A ₂ → S ₂ , S ₈ ... S ₁₈₈	A ₂ → S ₂ , S ₅ ... S ₉₅
SR ₃ (A ₃ input register)	A ₃ → S ₃ , S ₆ ... S ₁₉₂	A ₃ → S ₃ , S ₇ ... S ₁₉₁	A ₃ → S ₃ , S ₉ ... S ₁₈₉	A ₃ → S ₃ , S ₆ ... S ₉₆
SR ₄ (A ₄ input register)		A ₄ → S ₄ , S ₈ ... S ₁₉₂	A ₄ → S ₄ , S ₁₀ ... S ₁₉₀	A ₄ → S ₉₇ , S ₁₀₀ ... S ₁₉₀
SR ₅ (A ₅ input register)			A ₅ → S ₅ , S ₁₁ ... S ₁₉₁	A ₅ → S ₉₈ , S ₁₀₁ ... S ₁₉₁
SR ₆ (A ₆ input register)			A ₆ → S ₆ , S ₁₂ ... S ₁₉₂	A ₆ → S ₉₉ , S ₁₀₂ ... S ₁₉₂

Shift Direction (R,/L = L, left shift)

	3-bit input	4-bit input	6-bit input	6-bit (3-bit + 3-bit) input
SR ₁ (A ₁ input register)	A ₁ → S ₁₉₀ , S ₁₈₇ ... S ₁	A ₁ → S ₁₈₉ , S ₁₈₅ ... S ₁	A ₁ → S ₁₈₇ , S ₁₈₁ ... S ₁	A ₁ → S ₉₄ , S ₉₁ ... S ₁
SR ₂ (A ₂ input register)	A ₂ → S ₁₉₁ , S ₁₈₈ ... S ₂	A ₂ → S ₁₉₀ , S ₁₈₆ ... S ₂	A ₂ → S ₁₈₈ , S ₁₈₂ ... S ₂	A ₂ → S ₉₅ , S ₉₂ ... S ₂
SR ₃ (A ₃ input register)	A ₃ → S ₁₉₂ , S ₁₈₉ ... S ₃	A ₃ → S ₁₉₁ , S ₁₈₇ ... S ₃	A ₃ → S ₁₈₉ , S ₁₈₃ ... S ₃	A ₃ → S ₉₆ , S ₉₃ ... S ₃
SR ₄ (A ₄ input register)		A ₄ → S ₁₉₂ , S ₁₈₈ ... S ₄	A ₄ → S ₁₉₀ , S ₁₈₄ ... S ₄	A ₄ → S ₁₉₀ , S ₁₈₇ ... S ₉₇
SR ₅ (A ₅ input register)			A ₅ → S ₁₉₁ , S ₁₈₅ ... S ₅	A ₅ → S ₁₉₁ , S ₁₈₈ ... S ₉₈
SR ₆ (A ₆ input register)			A ₆ → S ₁₉₂ , S ₁₈₆ ... S ₆	A ₆ → S ₁₉₂ , S ₁₈₉ ... S ₉₉


6. TIMING CHART

(1) IBS1 = L, IBS2 = H: 3-bit input, SDS = L: single edge




Remark Values in parentheses are when R,/L = L.

(2) IBS1 = L, IBS2 = H: 3-bit input, SDS = H: double edge




Remark Values in parentheses are when R,/L = L.

(3) IBS1 = L, IBS2 = L: 4-bit input, SDS = L: single edge




Remark Values in parentheses are when R,/L = L.

(4) IBS1 = L, IBS2 = L: 4-bit input, SDS = H: double edge




Remark Values in parentheses are when R,/L = L.

(5) IBS1 = H, IBS2 = L: 6-bit input, SDS = L: single edge




Remark Values in parentheses are when R,/L = L.

(6) IBS1 = H, IBS2 = L: 6-bit input, SDS = H: double edge




Remark Values in parentheses are when R_i/L_i = L.

(7) IBS1 = H, IBS2 = H: 6-bit (3-bit + 3-bit) input, SDS = L: single edge



Remark Values in parentheses are when R,/L = L.

(8) IBS1 = H, IBS2 = H: 6-bit (3-bit + 3-bit) input, SDS = H: double edge



Remark Values in parentheses are when R,/L = L.

7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C, V_{SS1} = V_{SS2} = V_{SS3} = 0 V)

Parameter	Symbol	Ratings	Unit
Logic and temperature detection supply voltage	V _{DD1} , V _{DD3}	-0.5 to +6.0	V
Driver supply voltage	V _{DD2}	-0.5 to +80	V
Logic input voltage	V _{I1}	-0.5 to V _{DD1} + 0.5	V
Temperature detection input voltage	V _{I3}	-0.5 to V _{DD3} + 0.5	V
Operating junction temperature	T _j	+125	°C
Storage temperature	T _{stg}	-65 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range (T_A = -40 to +85°C, V_{SS1} = V_{SS2} = V_{SS3} = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic supply voltage	V _{DD1}	4.75	5.0	5.25	V
Driver supply voltage	V _{DD2}	15		70	V
Temperature detection supply voltage	V _{DD3}	4.5	5.0	5.5	V
Logic high level input voltage	V _{IH11}	2.7		V _{DD1}	V
Logic low level input voltage	V _{IL11}	0		0.6	V
IBS and R,/L high level input voltage	V _{IH12}	0.7 V _{DD1}		V _{DD1}	V
IBS and R,/L low level input voltage	V _{IL12}	0		0.2 V _{DD1}	V
Driver output current	I _{OH2}			-24	mA
	I _{OL2}			+13	mA

★ Electrical Characteristics (T_A = 25°C, V_{DD1} = V_{DD3} = 5.0 V, V_{DD2} = 70 V, V_{SS1} = V_{SS2} = V_{SS3} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High level output voltage	V _{OH21}	I _{OH2} = -0.52 mA	69			V
	V _{OH22}	I _{OH2} = -5.2 mA	65			V
Low level output voltage	V _{OL21}	I _{OL2} = 1.6 mA			1.0	V
	V _{OL22}	I _{OL2} = 13 mA			10	V
Input leakage current	I _I	V _{I1} = V _{DD1} or V _{SS1} , V _{I3} = V _{DD3} or V _{SS3}			±1.0	μA
Logic high level input voltage	V _{IH11}	V _{DD1} = 4.75 to 5.25 V	2.7		V _{DD1}	V
Logic low level input voltage	V _{IL11}	V _{DD1} = 4.75 to 5.25 V	0		0.6	V
IBS and R,/L high level input voltage	V _{IH12}		0.7 V _{DD1}		V _{DD1}	V
IBS and R,/L low level input voltage	V _{IL12}		0		0.2 V _{DD1}	V
Detection temperature	T _{DET}		110		135	°C
Detection temperature hysteresis width	T _{hys}		10		15	°C
Temperature detection output (N-ch) characteristic	R _{DET}	V _{SS3} to DET voltage, I _O = 1 mA			0.1 V _{DD3}	V
Static current dissipation	I _{DD11}	Logic, T _A = -40 to +85°C			1000	μA
		Logic, T _A = 25°C			600	μA
	I _{DD12}	Logic, T _A = -40 to +85°C			10 ^{Note}	mA
		Logic, T _A = 25°C			10 ^{Note}	mA
	I _{DD3}	Temperature detection, T _A = -40 to +85°C			1000	μA
		Temperature detection, T _A = 25°C			800	μA
	I _{DD2}	Driver, T _A = -40 to +85°C			1000	μA
		Driver, T _A = 25°C			100	μA

Note When input all input high level (V_{IH} = 2.7 V to V_{DD1}, but both the R,/L and IBS pins are fixed to V_I = V_{SS1} or V_{DD1})


Switching Characteristics (T_A = 25°C, V_{DD1} = V_{DD3} = 5.0 V, V_{DD2} = 70 V, V_{SS1} = V_{SS2} = V_{SS3} = 0 V, Logic C_L = 15 pF,
 Driver C_L = 50 pF, t_r = t_f = 3.0 ns)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Propagation delay time	t _{PHL2}	/LE ↓ → O ₁ to O ₁₉₂			220	ns
	t _{PLH2}				220	ns
	t _{PHL3}	/HBLK → O ₁ to O ₁₉₂			205	ns
	t _{PLH3}				205	ns
	t _{PHL4}	/LBLK → O ₁ to O ₁₉₂			200	ns
	t _{PLH4}				200	ns
	t _{PHZ}	HZ → O ₁ to O ₁₉₂ , R _L = 10 kΩ			340	ns
	t _{PZH}				220	ns
	t _{PLZ}				340	ns
	t _{PZL}				220	ns
Rise time	t _{TLH}	O ₁ to O ₁₉₂			220	ns
	t _{TLZ}	O ₁ to O ₁₉₂ ,			3	μs
	t _{TZH}	R _L = 10 kΩ			220	ns
Fall time	t _{THL}	O ₁ to O ₁₉₂			350	ns
	t _{THZ}	O ₁ to O ₁₉₂ ,			3	μs
	t _{TZL}	R _L = 10 kΩ			350	ns
Maximum clock frequency	f _{MAX.}	Loading of data, duty = 50%	60			MHz
Input capacitance	C _i				15	pF


Timing Requirement ($T_A = 25^\circ\text{C}$, $V_{DD1} = 4.75$ to 5.25 V, $V_{SS1} = V_{SS2} = V_{SS3} = 0$ V, $t_r = t_f = 3.0$ ns)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock pulse width	PW_{CLK}		8			ns
Latch enable pulse width	PW_{LE}		8			ns
Blank pulse width	PW_{BLK}	/HBLK, /LBLK	600			ns
HZ pulse width	PW_{HZ}	$R_L = 10\text{ k}\Omega$	3.3			μs
/CLR pulse width	PW_{CLR}		12			ns
/CLR timing	t_{CLR}		6			ns
Data setup time	t_{SETUP}		3			ns
Data hold time	t_{HOLD}		3			ns
Latch enable Time	t_{LE11}, t_{LE21}		8			ns
	t_{LE12}, t_{LE22}		8			ns

★ **Detection Temperature Hysteresis Width and Detection Output**




<Detection output circuit>




Note Change of T_{hys} linked with T_{DET} 's.


Switching Characteristics Waveform (1/3)




Remark The falling timing of CLK is at SDS = H (double edge).



Switching Characteristics Waveform (2/3)



Switching Characteristics Waveform (3/3)



NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Quality Grades On NEC Semiconductor Devices (C11531E)

- **The information in this document is current as of June, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.**

- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.

- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.

- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.

- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.

(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).