
**LCD CONTROLLER/DRIVER FOR DOT MATRIX DISPLAY OF JIS LEVEL 1
AND JIS LEVEL 2 KANJI SETS**

DESCRIPTION

The μ PD16681A is a single-chip controller driver that can display Japanese text; including JIS Level 1 kanji, JIS Level 2 kanji, hiragana, and katakana. Each chip can display up to four lines containing up to eight full width characters (11 x 12 dots), or up to four lines containing up to 16 half width characters (5 x 12 dots), as well 96 pictographs.

FEATURES


- LCD controller/driver for dot matrix display of JIS Level 1 and JIS Level 2 kanji sets
- On-chip ROM for character generation
 - JIS Level 1 + Level 2 kanji (11 x 12 dots) : 6,355 characters
 - JIS non-kanji characters (11 x 12 dots) : 453 characters
 - Other characters (symbols, etc.) (11 x 12 dots): 256 characters
 - Half width alphanumeric characters (5 x 12 dots) : 192 characters
- On-chip RAM for character generation
 - 8 types (12 x 13 dots)
- On-chip boost circuit : switchable between 3x and 4x modes
- RAM for pictograph data displays : 96 bits
- Outputs : 96 segments, 52 commons
- Duty settings : 1/39 or 1/52
- Switchable data inputs : serial or 8-bit parallel
- On-chip divider resistor
- Selectable bias settings (1/8 bias, 1/7 bias, or 1/6 bias)
- On-chip oscillation circuit

ORDERING INFORMATION

Part number	Package	ROM code
μ PD16681A-001	Wafer	Standard
μ PD16681AP-001	Chip (COG compliant)	Standard

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
 Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

1. BLOCK DIAGRAM



Remark /xxx indicates active low signals.

2. PIN CONFIGURATION (Pad Layout)

Chip size : 2.80 x 10.48 mm²




Table 2-1. Pad Layout

PAD No.	Pin Name	X (μm)	Y (μm)	PAD No.	Pin Name	X (μm)	Y (μm)	PAD No.	Pin Name	X (μm)	Y (μm)	PAD No.	Pin Name	X (μm)	Y (μm)
1	DUMMY1	-1273	4800	61	DA _{CHA}	-1273	-2400	121	SEG ₉₀	1273	-3735	181	SEG ₃₀	1273	1665
2	V _{LCBS1}	-1273	4680	62	AMP _{CHA}	-1273	-2520	122	SEG ₈₉	1273	-3645	182	SEG ₂₉	1273	1755
3	V _{LCBS1}	-1273	4560	63	SEG _{INV}	-1273	-2640	123	SEG ₈₈	1273	-3555	183	SEG ₂₈	1273	1845
4	V _{LCBS2}	-1273	4440	64	COM _{INV}	-1273	-2760	124	SEG ₈₇	1273	-3465	184	SEG ₂₇	1273	1935
5	V _{LCBS2}	-1273	4320	65	OSC _{IN}	-1273	-2880	125	SEG ₈₆	1273	-3375	185	SEG ₂₆	1273	2025
6	V _{LCBS3}	-1273	4200	66	OSC _{OUT}	-1273	-3000	126	SEG ₈₅	1273	-3285	186	SEG ₂₅	1273	2115
7	V _{LCBS3}	-1273	4080	67	OSC _{BRI}	-1273	-3120	127	SEG ₈₄	1273	-3195	187	SEG ₂₄	1273	2205
8	AMP _{OUT}	-1273	3960	68	D ₀ /DATA	-1273	-3240	128	SEG ₈₃	1273	-3105	188	SEG ₂₃	1273	2295
9	AMP _{OUT}	-1273	3840	69	D ₁	-1273	-3360	129	SEG ₈₂	1273	-3015	189	SEG ₂₂	1273	2385
10	AMP _{IN(-)}	-1273	3720	70	D ₂	-1273	-3480	130	SEG ₈₁	1273	-2925	190	SEG ₂₁	1273	2475
11	AMP _{IN(-)}	-1273	3600	71	D ₃	-1273	-3600	131	SEG ₈₀	1273	-2835	191	SEG ₂₀	1273	2565
12	AMP _{IN(+)}	-1273	3480	72	D ₄	-1273	-3720	132	SEG ₇₉	1273	-2745	192	SEG ₁₉	1273	2655
13	AMP _{IN(+)}	-1273	3360	73	D ₅	-1273	-3840	133	SEG ₇₈	1273	-2655	193	SEG ₁₈	1273	2745
14	V _{LC5}	-1273	3240	74	D ₆	-1273	-3960	134	SEG ₇₇	1273	-2565	194	SEG ₁₇	1273	2835
15	V _{LC5}	-1273	3120	75	D ₇	-1273	-4080	135	SEG ₇₆	1273	-2475	195	SEG ₁₆	1273	2925
16	V _{LC5}	-1273	3000	76	WS	-1273	-4200	136	SEG ₇₅	1273	-2385	196	SEG ₁₅	1273	3015
17	V _{LC4}	-1273	2880	77	STB	-1273	-4320	137	SEG ₇₄	1273	-2295	197	SEG ₁₄	1273	3105
18	V _{LC4}	-1273	2760	78	E/SCK	-1273	-4440	138	SEG ₇₃	1273	-2205	198	SEG ₁₃	1273	3195
19	V _{LC4}	-1273	2640	79	/RESET	-1273	-4560	139	SEG ₇₂	1273	-2115	199	SEG ₁₂	1273	3285
20	V _{LC3}	-1273	2520	80	TEST _{OUT}	-1273	-4680	140	SEG ₇₁	1273	-2025	200	SEG ₁₁	1273	3375
21	V _{LC3}	-1273	2400	81	DUMMY2	-1273	-4800	141	SEG ₇₀	1273	-1935	201	SEG ₁₀	1273	3465
22	V _{LC3}	-1273	2280	82	DUMMY3	-1273	-4920	142	SEG ₆₉	1273	-1845	202	SEG ₉	1273	3555
23	V _{LC2}	-1273	2160	83	DUMMY4	-1120	-5113	143	SEG ₆₈	1273	-1755	203	SEG ₈	1273	3645
24	V _{LC2}	-1273	2040	84	DUMMY5	-1030	-5113	144	SEG ₆₇	1273	-1665	204	SEG ₇	1273	3735
25	V _{LC2}	-1273	1920	85	COM ₂₇	-940	-5113	145	SEG ₆₆	1273	-1575	205	SEG ₆	1273	3825
26	V _{LC1}	-1273	1800	86	COM ₂₈	-850	-5113	146	SEG ₆₅	1273	-1485	206	SEG ₅	1273	3915
27	V _{LC1}	-1273	1680	87	COM ₂₉	-760	-5113	147	SEG ₆₄	1273	-1395	207	SEG ₄	1273	4005
28	V _{LC1}	-1273	1560	88	COM ₃₀	-670	-5113	148	SEG ₆₃	1273	-1305	208	SEG ₃	1273	4095
29	V _{LCD}	-1273	1440	89	COM ₃₁	-580	-5113	149	SEG ₆₂	1273	-1215	209	SEG ₂	1273	4185
30	V _{LCD}	-1273	1320	90	COM ₃₂	-490	-5113	150	SEG ₆₁	1273	-1125	210	SEG ₁	1273	4275
31	V _{LCD}	-1273	1200	91	COM ₃₃	-400	-5113	151	SEG ₆₀	1273	-1035	211	COM ₂₆	1273	4365
32	C ₁₊	-1273	1080	92	COM ₃₄	-310	-5113	152	SEG ₅₉	1273	-945	212	COM ₂₅	1273	4455
33	C ₁₊	-1273	960	93	COM ₃₅	-220	-5113	153	SEG ₅₈	1273	-855	213	COM ₂₄	1273	4545
34	C ₁₊	-1273	840	94	COM ₃₆	-130	-5113	154	SEG ₅₇	1273	-765	214	COM ₂₃	1273	4635
35	C ₁₋	-1273	720	95	COM ₃₇	-40	-5113	155	SEG ₅₆	1273	-675	215	COM ₂₂	1273	4725
36	C ₁₋	-1273	600	96	COM ₃₈	50	-5113	156	SEG ₅₅	1273	-585	216	COM ₂₁	1273	4815
37	C ₁₋	-1273	480	97	COM ₃₉	140	-5113	157	SEG ₅₄	1273	-495	217	DUMMY10	1273	4905
38	C ₂₊	-1273	360	98	COM ₄₀	230	-5113	158	SEG ₅₃	1273	-405	218	DUMMY11	1273	4995
39	C ₂₊	-1273	240	99	COM ₄₁	320	-5113	159	SEG ₅₂	1273	-315	219	DUMMY12	950	5113
40	C ₂₊	-1273	120	100	COM ₄₂	410	-5113	160	SEG ₅₁	1273	-225	220	COM ₂₀	860	5113
41	C ₂₋	-1273	0	101	COM ₄₃	500	-5113	161	SEG ₅₀	1273	-135	221	COM ₁₉	770	5113
42	C ₂₋	-1273	-120	102	COM ₄₄	590	-5113	162	SEG ₄₉	1273	-45	222	COM ₁₈	680	5113
43	C ₂₋	-1273	-240	103	COM ₄₅	680	-5113	163	SEG ₄₈	1273	45	223	COM ₁₇	590	5113
44	C ₃₊	-1273	-360	104	COM ₄₆	770	-5113	164	SEG ₄₇	1273	135	224	COM ₁₆	500	5113
45	C ₃₊	-1273	-480	105	COM ₄₇	860	-5113	165	SEG ₄₆	1273	225	225	COM ₁₅	410	5113
46	C ₃₊	-1273	-600	106	DUMMY6	950	-5113	166	SEG ₄₅	1273	315	226	COM ₁₄	320	5113
47	C ₃₋	-1273	-720	107	DUMMY7	1040	-5113	167	SEG ₄₄	1273	405	227	COM ₁₃	230	5113
48	C ₃₋	-1273	-840	108	DUMMY8	1273	-4905	168	SEG ₄₃	1273	495	228	COM ₁₂	140	5113
49	C ₃₋	-1273	-960	109	COM ₄₈	1273	-4815	169	SEG ₄₂	1273	585	229	COM ₁₁	50	5113
50	V _{DD1}	-1273	-1080	110	COM ₄₉	1273	-4725	170	SEG ₄₁	1273	675	230	COM ₁₀	-40	5113
51	V _{DD1}	-1273	-1200	111	COM ₅₀	1273	-4635	171	SEG ₄₀	1273	765	231	COM ₉	-130	5113
52	V _{DD2}	-1273	-1320	112	COM ₅₁	1273	-4545	172	SEG ₃₉	1273	855	232	COM ₈	-220	5113
53	V _{DD2}	-1273	-1440	113	DUMMY9	1273	-4455	173	SEG ₃₈	1273	945	233	COM ₇	-310	5113
54	V _{DD2}	-1273	-1560	114	PCOM ₂	1273	-4365	174	SEG ₃₇	1273	1035	234	COM ₆	-400	5113
55	V _{SS}	-1273	-1680	115	SEG ₉₆	1273	-4275	175	SEG ₃₆	1273	1125	235	COM ₅	-490	5113
56	V _{SS}	-1273	-1800	116	SEG ₉₅	1273	-4185	176	SEG ₃₅	1273	1215	236	COM ₄	-580	5113
57	V _{SS}	-1273	-1920	117	SEG ₉₄	1273	-4095	177	SEG ₃₄	1273	1305	237	COM ₃	-670	5113
58	V _{SS}	-1273	-2040	118	SEG ₉₃	1273	-4005	178	SEG ₃₃	1273	1395	238	COM ₂	-760	5113
59	V _{SS}	-1273	-2160	119	SEG ₉₂	1273	-3915	179	SEG ₃₂	1273	1485	239	COM ₁	-850	5113
60	V _{EXT}	-1273	-2280	120	SEG ₉₁	1273	-3825	180	SEG ₃₁	1273	1575	240	PCOM ₁	-940	5113
												241	DUMMY13	-1030	5113

3. PIN FUNCTIONS

3.1 Power Supply System Pins

Pin Symbol	Pin Name	Pad No.	I/O	Description
V _{DD}	Logic power supply pin Boost circuit power supply pin	50-54	–	Power supply pins for logic and boost circuit
V _{SS}	Logic ground Driver ground	55-59	–	Ground pins for logic and driver circuit
V _{LCD}	Driver power supply pins	29-31	–	Power supply pins for driver. Output pin for internal boost circuit. Connect a 1-μF capacitor between these pins and the V _{SS} pins for boosting. If not using the internal boost circuit, a direct driver power supply can be input.
V _{LC1} - V _{LC5}	Reference power supply pins for driver	14-28	–	These are reference power supply pins for the LCD driver. Leave these pins open if an internal bias has been selected. Connect a capacitor to ground.
V _{LCBS1} - V _{LCBS3}	Bias value setting pins	2-7	–	When selecting an internal bias, the bias value can be changed connecting these pins outside of the IC.
C ₁ ⁺ , C ₁ ⁻ C ₂ ⁺ , C ₂ ⁻ C ₃ ⁺ , C ₃ ⁻	Capacitor connection pins	32-49	–	These are capacitor connection pins for the boost circuit. Connect a 1-μF capacitor.


3.2 Logic System Pins

Pin Symbol	Pin Name	Pad No.	I/O	Description
WS	Select word length	76	I	Use this pin to select the word length. An 8-bit parallel interface is used for high level and a serial interface is used for low level. This setting cannot be changed after the power has been switched on.
DA _{CHA}	Select D/A converter	61	I	Use this pin to select whether or not to use the D/A converter for regulating the LCD driver voltage. Select high level to use the D/A converter or low level to not use it.
STB	Strobe	77	I	This is used for the device's select signal and strobe signal for communication. Communication is initialized at the rising edge or falling edge of STB. Command data receive standby status occurs at the falling edge of STB. Communication is enabled when STB is low. Also, enabled status or the shift clock is ignored when STB is high.
E/SCK	Enable/shift clock	78	I	This is an input enable pin for data when the parallel interface is used. During the read-in operation, data is captured in the interface buffer at the signal's rising edge. During a read-out operation, data is read-out from the interface buffer at the signal's falling edge. When using a serial interface, this pin is used for the data shift clock. During the read-in operation, data is captured in the shift register at the signal's rising edge. During a read-out operation, data is read from the shift register at the signal's falling edge.
D ₀ /DATA	Data bus/data	68	I/O	This pin is used for data bus bit D ₀ when using the parallel interface. When using the serial interface, it is an I/O pin (tri-state) for commands and display data.
D ₁ -D ₇	Data bus	69-75	I/O	These pins are used for data bus bits D ₁ to D ₇ when using the parallel interface. It should be fixed high or low when using the serial interface.
TEST _{OUT}	Test output	80	O	This is a test output pin. Leave this pin open when using the device.
/RESET	Reset	79	I	This pin is used for internal resets at low-level.
AMP _{CHA}	Op amp switch for LCD driver's power supply level	62	I	This pin is used to control the op amp that works with the LCD driver's power supply level. High-power mode is set when at low level and normal mode is set when at high level.
V _{EXT}	Reference power supply switch	60	I	This pin is used to select the reference power supply circuit's supply mode. High level sets external mode and low level sets internal mode.
SEG _{INV}	Segment direction switch	63	I	This pin is used to control the segment output direction. Low level sets forward direction and high level sets reverse direction.
COM _{INV}	Common scan direction switch	64	I	This pin is used to switch the common scan direction. Low level sets forward direction and high level sets reverse direction.
OSC _{IN}	Oscillator pins	65	I	These pins are connected to a 100-kΩ resistance. When using an external oscillator, input to OSC _{IN} and leave OSC _{OUT} open.
OSC _{OUT}		66	O	
OSC _{BRI}	External clock for blink function	67	I	This is an input pin for the 2-Hz external clock. Internally, it is divided by half to generate a 1-Hz signal that is used as the synchronization signal for the blink function.

3.3 Driver System Pins

Pin Symbol	Pin Name	Pad No.	I/O	Description
SEG ₁ - SEG ₉₆	Segment	115-210	O	Segment output pins
COM ₁ - COM ₅₁	Common	85-105 109-112 211-216 220-239	O	Common output pins 1/52 duty : Use COM ₁ to COM ₅₁ 1/39 duty : Use COM ₁ to COM ₁₉ , COM ₂₇ to COM ₄₅ and leave COM ₂₀ to COM ₂₆ , COM ₄₆ to COM ₅₁ open
PCOM ₁ , PCOM ₂	Pictograph common	240 114	O	Common output pins for pictographs The same signal is output from PCOM ₁ and PCOM ₂ .
AMP _{IN(+)} AMP _{IN(-)}	Op amp inputs	10-13	I	These are input pins for the op amp that regulates the LCD driver voltage. Leave the AMP _{IN(+)} pin unconnected when using the on-chip D/A converter. When not using the D/A converter, a reference voltage must be input. Connect the AMP _{IN(-)} pin to a resistor used to regulate the LCD voltage. (See diagram below.)
AMP _{OUT}	Op amp outputs	8,9	O	These are output pins for the op amp that regulates the LCD driver voltage. Normally, they are connected to resistors that are used to regulate the LCD voltage. (See diagram below.) Since the AMP _{OUT} pins are used to stabilize the on-chip amp's output, we recommend connecting them to a capacitor that is rated between 0.1 and 1.0 μF.
DUMMY	DUMMY pins	1,81-84, 106-108, 113, 217-219, 241	-	DUMMY pins are not connected to the internal circuit. Leave open if they are not used.

Figure 3-1. Voltage Control Circuit



4. POWER SUPPLY CIRCUIT

A switchable (3x or 4x) boost circuit is included to generate a current for driving the LCD. A connection to a boost-related capacitor is used to switch the boost circuit's setting.

The V_{EXT} pin (H: external, L: internal) is used to switch between using an external LCD driver power supply or the on-chip boost circuit.


4.1 Boost Circuit

When using the internal power supply, connect the boost-related capacitor between C₁⁺ and C₁⁻, C₂⁺ and C₂⁻, and C₃⁺ and C₃⁻. Also, connect the capacitor for level stabilization between V_{LCD} and V_{SS}, and set V_{EXT} low to boost the potential between V_{DD} and V_{SS} from 3 to 4 times.

Since the boost circuit uses signals from the internal oscillation circuit, the oscillation circuit must be operating. The relation between the boosted voltage and the potential is described below.

The C₁⁺, C₁⁻, C₂⁺, C₂⁻, C₃⁺, C₃⁻ and V_{DD} pins all relate to the boost circuit, so the wire impedance should be minimized.

Figure 4-1. 3x and 4x Boost Mode



Note When set for 3x boost, connect boost-related capacitors between C₂⁻ and C₃⁺ and C₁⁺ and C₁⁻.

4.2 Regulation of LCD Driver Voltage

4.2.1 When not using internal power supply select or D/A converter (V_{EXT} = L, DA_{CHA} = L)


When using the internal power supply, the boosted voltage is used as the power supply for the op amp incorporated in the IC for the LCD driver's voltage. A common mode amplifier circuit can be configured by connecting external resistors R1 and R2 and inputting the reference voltage V_{REF} to AMP_{IN(+)}, and this configuration can be used to regulate the potential of the LCD driver voltage V_{LC1}. If using a thermistor to regulate the LCD driver voltage to suit the liquid crystals' temperature characteristics, we recommend connecting in parallel to R2.

The LCD driver voltage V_{LC1} can be determined using the following formula.

$$V_{LC1} = AMP_{OUT} = \left(1 + \frac{R_2'}{R_1}\right) V_{REF}$$

$$R_2' = \frac{R_2 \times R_{th}}{R_2 + R_{th}}$$

Figure 4-2. When Not Using Internal Power Supply Select or D/A Converter




4.2.2 When using internal power supply select and D/A converter (V_{EXT} = L, DA_{CHA} = H)

Using the D/A converter enables commands to be entered to control the reference voltage V_{REF} that is input to the + input of the op amp for the LCD driver voltage.

The D/A converter function sets 6-bit data to the D/A converter set register to set one of the 64 modes for the reference voltage V_{REF} between V_{DD} and 1/2 V_{DD}.

The formula for V_{LC1} is the same as in **4.2.1 When not using internal power supply select or D/A converter (V_{EXT} = L, DA_{CHA} = L)** above.

Figure 4-3. Using Internal Power Supply Select and D/A Converter



4.2.3 When using an external power supply (V_{EXT} = H)

When an external power supply is used for the LCD driver voltage, the op amp incorporate in the μPD16681A (used for the LCD driver voltage) is in OFF mode. Consequently, the LCD driver's op amp and D/A converter function cannot be used when using an external power supply. Instead, regulate the LCD driver voltage by inputting directly to the V_{LCD} and V_{LC1} pins.

- Cautions**
1. Maintain the following relation for the voltage input to the V_{LCD} and V_{LC1} pins : V_{LCD} > V_{LC1}
 2. Since the DA_{CHA}, AMP_{IN(+)}, and AMP_{IN(-)} pins are CMOS inputs, they should be fixed either high or low.
 3. The AMP_{OUT} pin should be left unconnected.

4.3 Reference Voltage

4.3.1 When using internal power supply (V_{EXT} = L)

When using the internal power supply, the μPD16681A's on-chip divider resistor is used to create the six-level potential (V_{LC1}, V_{LC2}, V_{LC3}, V_{LC4}, V_{LC5}, and V_{SS}) required for the LCD driver.

4.3.2 When using an external power supply (V_{EXT} = H)

When use of an external power supply has been selected, the op amp incorporated in the μPD16681A for the LCD driver level power supply is in OFF mode, so a reference potential must be directly input to V_{LC1}, V_{LC2}, V_{LC3}, V_{LC4}, and V_{LC5}.

Ordinarily, these levels are generated by dividing the resistance. Since large resistance values result in poorer LCD display quality, be sure to select a resistance value that suits the type of LCD panel to be used.

The display quality can be improved by connecting capacitors between the level pins and ground pins. As with the resistance values described above, the capacitance values of the capacitors should be selected to suit the divided resistance values and the type of LCD panel to be used.


4.4 Control of Op Amp for Level Power Supply

Input to the AMP_{CHA} pin is used to control the op amp for the LCD driver level power supply.

- High power mode (AMP_{CHA} = L)
This mode maximizes the LCD drive current supply capacity in the op amp for the LCD driver level power supply.
- Normal mode (AMP_{CHA} = H)
This mode uses a lower LCD drive current supply capacity in the op amp for the LCD driver level power supply, which is suitable for charging the capacitor used to stabilize the external level.

Caution For either mode, be sure to connect a level stabilization capacitor (rated from about 0.1 to 1.0 μF) for the V_{LC1} to V_{LC5} pins. Poorer display quality results when these capacitors are not connected.

Figure 4-4. Reference Voltage Circuit



4.5 Bias Value Settings

The bias value can be set as 1/6 bias, 1/7 bias, or 1/8 bias by selecting an internal bias for the (μPD16681A and by connecting externally from the IC among V_{LCBS1}, V_{LCBS2}, and V_{LCBS3} pins.


Bias Value	Connected Pin
1/8 bias	V _{LCBS1} , V _{LCBS2} , and V _{LCBS3} leave open
1/7 bias	Between V _{LCBS1} and V _{LCBS2} or between V _{LCBS2} and V _{LCBS3}
1/6 bias	Between V _{LCBS1} and V _{LCBS3} and V _{LCBS2} leave open

4.6 Power Supply Circuit Use Example

Figure 4-5. Using Internal Power Supply and Normal Mode

A) 4x boost (D/A converter is not used.)


B) 3x boost



- Remarks**
1. C₁ = 1.0 μF, C₂ = 1.0 μF
 2. Leave C₂⁺ and C₃⁻ pins open during 3x boost.
 3. Leave AMP(+) open when using the D/A converter.

Figure 4-6. Using External Power Supply Circuit

A) Use 1/8 bias



Remark Fix all open input pins high or low.


5. LCD DISPLAY DRIVER

Either a 1/52 duty driver or a 1/39 duty driver can be selected for the μPD16681A. Both drivers output a drive waveform using the two-frame AC drive method.

5.1 1/52 Duty Driver

When the 1/52 duty driver is selected for the μPD16681A, a select signal is output once per frame from the dot block's common outputs (COM₁ to COM₅₁) and from the pictograph block's common outputs (same signal output from PCOM₁ and PCOM₂).


Figure 5-1. 1/52 Duty Driver



5.2 1/39 Duty Driver

When the 1/39 duty driver is selected for the μPD16681A, a select signal is output once per frame from the dot block's common outputs (COM₁ to COM₁₉, COM₂₇ to COM₄₅) and from the pictograph block's common outputs (same signal output from PCOM₁ and PCOM₂).

Figure 5-2 1/39 Duty Driver



6. DESCRIPTION OF BLOCKS

6.1 Display Data RAM (DDRAM)

DDRAM is RAM that contains display data consisting of a 16-bit character code plus a character attribute code. The RAM capacity is 16 x 72 bits, which means that up to 72 characters can be stored in RAM.

The following table shows correspondences between DDRAM addresses and LCD display positions. For further description of these correspondences, see the section **7.1 LCD Display and DDRAM Addresses**.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
1st line	00H	01H	02H	03H	04H	05H	06H	07H	08H	09H	0AH	0BH	0CH	0DH	0EH	0FH	10H	11H
2nd line	12H	13H	14H	15H	16H	17H	18H	19H	1AH	1BH	1CH	1DH	1EH	1FH	20H	21H	22H	23H
3rd line	24H	25H	26H	27H	28H	29H	2AH	2BH	2CH	2DH	2EH	2FH	30H	31H	32H	33H	34H	35H
4th line	36H	37H	38H	39H	3AH	3BH	3CH	3DH	3EH	3FH	40H	41H	42H	43H	44H	45H	46H	47H

6.2 Full Width (11x12 dots) Character Generator ROM (FCGROM)

FCGROM generates a total of 7,064 full width character patterns, of which 6,355 are JIS Level 1 + Level 2 kanji, 453 are non-kanji characters and 256 other symbols. These character patterns are displayed in 11 x12 dot font patterns based on 12-bit character codes. The section entitled **7.2.2 Full width(11 x 12 dots) character code setting examples** describes the correspondence between the character codes set to DDRAM and this full width font pattern.

Also, see the section entitled **7.2 Character Codes** for a description of the correspondence between the JIS code and the character code set to DDRAM.

6.3 Half Width(5 x 12 dots) Character Generator ROM (HCGROM)

FCGROM generates a total of 192 half width (5 x 12 dots) character patterns, displayed in 5 x 12 dot font patterns. The section entitled **7.2 Character Codes** describes the correspondence between the character code set to DDRAM and the half width font patterns.

- Remarks**
1. CGRAM is selected when the high-order nine bits (C11 to C3) of a character code are all zeros. At that time, the low-order three bits (C2 to C0) corresponds to CGRAM addresses 7 to 5 (A7 to A5). (Three bits: eight types.)
 2. Display ON is selected when the CGRAM data value is “1”. Display OFF is selected when this data value is “0”.
 3. The CGRAM address 0 (A0) corresponds to the left and right sides of the character pattern.
 4. The high-order two bits of CGRAM are used to control the display attributes of the pattern corresponding to the low-order six bits. In such cases, any display attribute specification made for DDRAM is ignored. When the value of the high-order two bits is “00”, CGRAM's pattern is displayed.
 5. CGRAM addresses 4 to 1 (A4 to A1) corresponds to the line position of the character pattern. (Four bits : 13 lines) The ORed result with the cursor is taken and displayed on the 12th line.

6.5 Pictograph Display RAM (PDRAM)

PDRAM is the RAM that contains pictograph display data that has been assigned to PCOM₁ and PCOM₂. The data display function is ON when the data value is “1” and OFF when the data value is “0”.

After data is written, the address counter is automatically incremented (by one), and the value after 0FH is 00H.

The correspondence between output from various segments and PDRAM addresses is shown below.

PCOM₁,PCOM₂

Address	Segment Output No.							
	b7	b6	b5	b4	b3	b2	b1	b0
00H	X	X	6	5	4	3	2	1
01H	X	X	12	11	10	9	8	7
02H	X	X	18	17	16	15	14	13
03H	X	X	24	23	22	21	20	19
04H	X	X	30	29	28	27	26	25
05H	X	X	36	35	34	33	32	31
06H	X	X	42	41	40	39	38	37
07H	X	X	48	47	46	45	44	43
08H	X	X	54	53	52	51	50	49
09H	X	X	60	59	58	57	56	55
0AH	X	X	66	65	64	63	62	61
0BH	X	X	72	71	70	69	68	67
0CH	X	X	78	77	76	75	74	73
0DH	X	X	84	83	82	81	80	79
0EH	X	X	90	89	88	87	86	85
0FH	X	X	96	95	94	93	92	91

Remark X : Don't care

6.6 Pictograph Blink Data RAM (PBRAM)

PBRAM is the RAM that contains pictograph blink data that has been assigned to PCOM₁ and PCOM₂. A data value of “1” is written to the address of the pictograph to be set for a blink display.

After data is written, the address counter is automatically incremented (by one), and the value after 0FH is 00H.

The correspondence between output from various segments and PBRAM addresses is shown below.

PCOM₁,PCOM₂

Address	Segment Output No.							
	b7	b6	b5	b4	b3	b2	b1	b0
00H	X	X	6	5	4	3	2	1
01H	X	X	12	11	10	9	8	7
02H	X	X	18	17	16	15	14	13
03H	X	X	24	23	22	21	20	19
04H	X	X	30	29	28	27	26	25
05H	X	X	36	35	34	33	32	31
06H	X	X	42	41	40	39	38	37
07H	X	X	48	47	46	45	44	43
08H	X	X	54	53	52	51	50	49
09H	X	X	60	59	58	57	56	55
0AH	X	X	66	65	64	63	62	61
0BH	X	X	72	71	70	69	68	67
0CH	X	X	78	77	76	75	74	73
0DH	X	X	84	83	82	81	80	79
0EH	X	X	90	89	88	87	86	85
0FH	X	X	96	95	94	93	92	91

Remark X : Don't care


6.7 Relation between Addresses and Various ROM and RAM Devices

The μPD16681A assigned FCGROM addresses as shown below to HCGROM, CGRAM, and user-defined ROM.

Type	No. of Characters	Address Range
JIS kanji	6355	Same as kanji ROM IC
Non-JIS kanji	453	Same as kanji ROM IC
Half width alphanumeric characters	192	Uses addresses 0080H to 039FH in the kanji ROM IC
User defined	256	Uses addresses 1000H to 101FH in the kanji ROM IC
CGRAM	8	Uses addresses 0000H to 0007H in the kanji ROM IC

7. LCD DISPLAY

The μPD16681A's LCD display can display four lines containing up to 8 characters (11 x 12 dots) or 16 characters (5x12 dots) and 96 pictographs.



Remark The same select signal is output from PCOM₁ and PCOM₂.

7.1 LCD Display and DDRAM Addresses

The character code used in the μPD16681A contains 16 bits (character code + character attribute code). When data is stored to an address in DDRAM, a combination of full width (11 x 12 dots) and half width (5 x 12 dots) characters can be displayed on the LCD.

The relation between the DDRAM's character area and the actual LCD display when displaying a combination of full width and half width characters is shown below.

Figure 7-1. The Relation between The DDRAM's Character Area and The Actual LCD Display

LCD display:

日		本		電		気		株		式		会		社	
神		奈		川		県		川		崎		市		幸	
区		塚		越		三		丁		目		4	8	4	" "
T	E	L	:	0	4	4	-	5	4	8	-	8	8	8	2

" " : Half width(5 x 12 dots) space

DDRAM:

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
1st line	00H	01H	02H	03H	04H	05H	06H	07H	08H	09H	0AH	0BH	0CH	0DH	0EH	0FH	10H	11H
2nd line	12H	13H	14H	15H	16H	17H	18H	19H	1AH	1BH	1CH	1DH	1EH	1FH	20H	21H	22H	23H
3rd line	24H	25H	26H	27H	28H	29H	2AH	2BH	2CH	2DH	2EH	2FH	30H	31H	32H	33H	34H	35H
4th line	36H	37H	38H	39H	3AH	3BH	3CH	3DH	3EH	3FH	40H	41H	42H	43H	44H	45H	46H	47H

Remark Shaded areas indicate addresses.


Address characters that are not displayed are used as data for character scrolling.

7.2 Character Codes

The μPD16681A is able to combine full width characters (11 x 12 dots) and half width characters (5 x 12 dots) in the same display. The character data that is stored in DDRAM is displayed starting from the top left corner of the LCD screen. A one-dot character interval is added to the left of each character font.

Both full width (11 x 12 dots) and half width (5 x 12 dots) characters are handled using 16-bit code lengths and are stored in DDRAM. The 16-bit code format uses the low-order 13 bits as the character code. The remaining 3 bits are the high-order 3 bits, which specify the character width (full or half) and the display attribute. The MSB is the select bit indicating full width or half width character code: "0" specifies full width characters and "1" specifies half width characters. The character attribute code is assigned to the next two bits, and can specify attributes such as blinking for individual characters. (See the section 7.3 Display Attributes.)

7.2.1 Code format



7.2.2 Full width (11 x 12 dots) character code setting examples

The following shows the correspondence between 16-bit JIS code and the μPD16681A's 13-bit character code. This correspondence varies according to the values of the high-order 3 bits (b17, b16, and b15) in the first byte of the JIS code.

Convert JIS code as shown below to generate character code for the μPD16681A.

(1) JIS level 1 kanji and non-kanji characters

Table 7-1. When (b17, b16, b15) = (0, 1, 0)

JIS C 6226	First byte							Second byte						
	b17	b16	b15	b14	b13	b12	b11	b27	b26	b25	b24	b23	b22	b21
Character code					C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

Remark C12 = C6 = C5 = 0

Table 7-2. When (b17, b16, b15) = (0, 1, 1) or (1, 0, 0)

JIS C 6226	First byte							Second byte						
	b17	b16	b15	b14	b13	b12	b11	b27	b26	b25	b24	b23	b22	b21
Character code	C11			C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

Remark C12 = 0

(2) JIS level 2 kanji and non-kanji characters

Table 7-3. When (b17, b16, b15) = (1, 1, 1)

JIS C 6226	First byte							Second byte						
	b17	b16	b15	b14	b13	b12	b11	b27	b26	b25	b24	b23	b22	b21
Character code					C9	C8	C7	C11	C10	C4	C3	C2	C1	C0

Remark C12 = 1, C6 = C5 = 0

Table 7-4. When (b17, b16, b15) = (1, 0, 1) or (1, 1, 0)

JIS C 6226	First byte							Second byte						
	b17	b16	b15	b14	b13	b12	b11	b27	b26	b25	b24	b23	b22	b21
Character code		C11		C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

Remark C12 = 1

(3) CGRAM

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	X	X	0	0	0	0	0	0	0	0	0	0	u2	u1	u0


Remark CGRAM addresses for user font: u2 to u0

7.3 Display Attributes

In the μPD16681A, the character code is assigned to 12 bits of the 16-bit data that is specified as full width (11 x 12 dots) characters or half width (5 x 12 dots) characters and the display attribute code is assigned to two of the remaining four bits. Normal display or blink display mode can be specified for each character unit.

The blink cycle for blink display mode is 64 frames, so that display blinks on or off once every 32 frames.

7.3.1 Character code format




7.3.2 Display attribute specifications


A1	A0	Display mode
0	0	Normal display
0	1	Reverse display
1	0	Character blink
1	1	Reverse character blink

7.3.3 Display examples


(1) Normal display




(2) Reverse display



(3) Blink display




(4) Reverse blink display



8. COMMANDS

8.1 Basic format




Note The command (1 or 2 bytes) immediately follows the falling edge of the STB signal, and whatever is sent after that is recognized as data.

Table 8-1. Command List

Command	Register Contents								Description
	b7	b6	b5	b4	b3	b2	b1	b0	
Reset	0	0	1	0	0	4	1	1	
Display ON/OFF	0	0	0	0	1	b2	b1	b0	
Standby	0	0	0	1	0	b2	b1	b0	
Duty setting	0	0	0	1	1	0	b1	b0	
Cursor control	0	0	0	1	1	1	b1	b0	
D/A converter setting	0	0	1	0	1	0	0	0	
Scroll control	0	0	1	1	b3	b2	b1	b0	
Blink setting	0	1	0	0	0	0	b1	b0	
Address register	0	1	0	0	1	0	b1	b0	
Data R/W mode	1	0	1	1	0	b2	b1	b0	
Test mode	1	0	1	0	b3	b2	b1	b0	



8.1.1 Reset

This command resets all of the commands in the μPD16681A.





8.1.2 Display ON/OFF

This command controls the display's ON/OFF status.



8.1.3 Standby



This command stops the DC/DC converter, which reduces the supply current. The display is set to OFF mode (SEG_n, COM_n = V_{SS}).



Note SEG_n, COM_n, PCOM_n = V_{EE}

8.1.4 Duty setting

This command specifies the duty setting.



Note Use COM₁ to COM₁₉ and COM₂₇ to COM₄₅, leave COM₂₀ to COM₂₆ and COM₄₆ to COM₅₁ open when setting 1/39 duty.

8.4 Scrolling

Character scrolling is controlled by inputting scroll control commands (8 bits) plus scroll dot count data (8 bits). The line to be scrolled is specified by the scroll control command and the scroll dot count data sets the number of dots to be scrolled. When this command is input, the characters on the specified line are shifted leftward by the specified number of dots.

The number of dots that can be scrolled differs according to the contents of the data stored in DDRAM (see **8.4.1 Scrollable number of dots** and **8.4.2 Display and scrollable number of dots**). Consequently, if scrolling is specified for an amount of data that exceeds the scrollable data, the character data, only the scrollable data is shifted and overwritten, and scrolling must be performed again.

Caution For character scrolling, be sure to input a scroll control command (8 bits) plus the amount of scrolled data (8 bits).

8.4.1 Scrollable number of dots

$$\text{Scroll amount} = (12 \text{ dots} \times \text{number of non-displayed full width characters that are stored in DDRAM}) + (6 \text{ dots} \times \text{number of non-displayed half width characters that are stored in DDRAM})$$

8.4.2 Display and scrollable number of dots

LCD display:

日		本		電		気		株		式		会		社	
神		奈		川		県		川		崎		市		幸	
T	E	L	:	0	4	4	-	5	4	8	-	8	8	8	2
F	A	X	:	0	4	4	-	5	4	8	-	7	9	1	0

DDRAM status :

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
1st line	00H	01H	02H	03H	04H	05H	06H	07H	08H	09H	0AH	0BH	0CH	0DH	0EH	0FH	10H	11H
2nd line	12H	13H	14H	15H	16H	17H	18H	19H	1AH	1BH	1CH	1DH	1EH	1FH	20H	21H	22H	23H
3rd line	24H	25H	26H	27H	28H	29H	2AH	2BH	2CH	2DH	2EH	2FH	30H	31H	32H	33H	34H	35H
4th line	36H	37H	38H	39H	3AH	3BH	3CH	3DH	3EH	3FH	40H	41H	42H	43H	44H	45H	46H	47H

Remark Shaded areas indicate addresses.

Address characters that are not displayed are used as data for character scrolling.

Character memory contents :

1st line	日	本	電	気	株	式	会	社	半	導	体	ソ	リ	ユ	ー	シ	ヨ	ン
2nd line	神	奈	川	県	川	崎	市	幸	区	塚	越	三	丁	目	4	8	4	□
3rd line	T	E	L	:	0	4	4	-	5	4	8	-	3	8	8	2	P	B
4th line	F	A	X	:	0	4	4	-	5	4	8	-	7	9	1	0	夜	間

Remarks 1. Shaded areas indicate addresses.

2. First line : "半導体ソリューション"(10 full width (11 x 12 dots) characters)

Second line : "区塚越三丁目"(6 full width (11 x 12 dots) characters),

"484"□(4 half width (5 x 12 dots) characters)

Third line : "PB"(2 half width (5 x 12 dots) characters)

Fourth line : "夜間"(2 full width (5 x 12 dots) characters)

Scrollable dot counts;

First line : (12 dots x 10 characters) + (6 dots x 0 characters) = 120 dots

Second line : (12 dots x 6 characters) + (6 dots x 4 characters) = 96 dots


Third line : (12 dots x 0 characters) + (6 dots x 2 characters) = 12 dots

Fourth line : (12 dots x 2 characters) + (6 dots x 0 characters) = 24 dots


If scroll count data that exceeds the scrollable number of dots is entered using the scroll control command, all dots that are in the area that goes beyond the DDRAM addresses are output as OFF data.

8.5 Serial Communication Format


(1) Reception 1 (command write, 1 byte)



(2) Reception 2 (command/data write, 2 bytes or more)




(3) Transmission (command/data read)



8.6 Parallel Communication Format

(1) 8-bit parallel interface



9. COMMAND EXAMPLES

Table 9-1. Initial Setting (1/39 duty) + Data Input

STB	D7	D6	D5	D4	D3	D2	D1	D0	Status	
Hard Reset										
H	X	X	X	X	X	X	X	X		
L	0	0	0	1	1	0	0	1	Duty setting (1/39 duty)	
H	X	X	X	X	X	X	X	X		
L	0	1	0	0	1	0	0	0	Address register (DDRAM address selection)	
	0	0	0	0	0	0	0	0	DDRAM address: 00H	
H	X	X	X	X	X	X	X	X		
L	1	0	1	1	0	0	0	0	Data write, address is incremented starting from current address	
	D15	D14	D13	D12	D11	D10	D9	D8	Data for first character	
	D7	D6	D5	D4	D3	D2	D1	D0		
	D15	D14	D13	D12	D11	D10	D9	D8	Data for second character	
	D7	D6	D5	D4	D3	D2	D1	D0		
	:									
D15	D14	D13	D12	D11	D10	D9	D8	Data for 54th character		
D7	D6	D5	D4	D3	D2	D1	D0			
H	X	X	X	X	X	X	X	X		
L	0	1	0	0	1	0	0	1	Address register (PDRAM address selection)	
H	0	0	0	0	0	0	0	0	PDRAM address: 00H	
L	X	X	X	X	X	X	X	X		
L	1	0	1	1	0	0	0	0	Data write, address is incremented starting from current address	
	X	X	D	D	D	D	D	D	PDRAM: data at 00H	
	X	X	D	D	D	D	D	D	PDRAM: data at 01H	
	:									
	X	X	D	D	D	D	D	D	PDRAM: data at 0FH	
H	X	X	X	X	X	X	X	X		
L	0	1	0	0	1	0	1	0	Address register (PBRAM address selection)	
	0	0	0	0	0	0	0	0	PBRAM address : 00H	
H	X	X	X	X	X	X	X	X		
L	1	0	1	1	0	0	0	0	Data write, address is incremented starting from current address	
	X	X	D	D	D	D	D	D	PBRAM: data at 00H	
	X	X	D	D	D	D	D	D	PBRAM: data at 01H	
	:									
X	X	D	D	D	D	D	D	PBRAM: data at 0FH		
H	X	X	X	X	X	X	X	X		
L	0	0	0	0	1	1	1	1	Display ON	
H	X	X	X	X	X	X	X	X		
To next processing										

Remark X : Don't care

Table 9-2. CGRAM Data Write

STB	D7	D6	D5	D4	D3	D2	D1	D0	Status	
Start										
H	X	X	X	X	X	X	X	X		
L	0	1	0	0	1	0	1	1	Address register (CGRAM address selection)	
	0	0	0	0	0	0	0	0	CGRAM address: 00H	
H	X	X	X	X	X	X	X	X		
L	1	0	1	1	0	0	0	0	Data write, address is incremented starting from current address	
	A	A	D5	D4	D3	D2	D1	D0	Data for first character (at 000H)	
	A	A	D5	D4	D3	D2	D1	D0	Data in first line of pattern	
	A	A	D5	D4	D3	D2	D1	D0	Data for first character (at 000H)	
	A	A	D5	D4	D3	D2	D1	D0	Data in second line of pattern	
	:									
	A	A	D5	D4	D3	D2	D1	D0	Data for Xth character (at 00mH)	
A	A	D5	D4	D3	D2	D1	D0	Data in nth line of pattern		
H	X	X	X	X	X	X	X	X		
To next processing										

Remark X : Don't care

10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25 °C, V_{SS} = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage (4x boost)	V _{DD}	-0.3 to +3.75	V
Supply voltage (3x boost)	V _{DD}	-0.3 to +5.0	V
Driver supply voltage	V _{LCD}	-0.3 to +15.0, V _{DD} ≤ V _{LCD}	V
Driver reference supply input voltage	V _{LC1-VLC5}	-0.3 to V _{LCD} +0.3	V
Logic system input voltage	V _{IN1}	-0.3 to V _{DD} +0.3	V
Logic system output voltage	V _{OUT1}	-0.3 to V _{DD} +0.3	V
Logic system input/output voltage	V _{IO1}	-0.3 to V _{DD} +0.3	V
Driver system input voltage	V _{IN2}	-0.3 to V _{LCD} +0.3	V
Driver system output voltage	V _{OUT2}	-0.3 to V _{LCD} +0.3	V
Operating ambient temperature	T _A	-40 to +85	°C
Storage temperature	T _{stg}	-55 to +150	°C

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

Recommended Operating Range

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage (4x boost)	V _{DD}	2.0		3.0	V
Supply voltage (3x boost)	V _{DD}	2.0		4.0	V
Driver supply voltage	V _{LCD}	5.0	10	12	V
Logic system input voltage	V _{IN}	0		V _{DD}	V
Driver system input voltage	V _{LC1-VLC5}	0		V _{LCD}	V

Remarks 1. When using an external power supply, be sure to maintain these relations:

$$V_{SS} < V_{LC5} < V_{LC4} < V_{LC3} < V_{LC2} < V_{LC1} \leq V_{LCD}$$


2. Maintain $V_{DD} \leq V_{LCD}$ when turning the power on or off.
3. Keep voltage input to the AMP_{IN(+)} pin between 1.0 V and V_{DD} when using an internal power supply but not using the D/A converter.

Electrical characteristics (unless otherwise specified, $T_A = -40$ to $+85$ °C, $V_{DD} = 2.0$ to 3.0 V during 4x boost mode or 2.0 to 4.0 V during 3x boost mode)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-level input voltage	V_{IH}		$0.8V_{DD}$			V
Low-level input voltage	V_{IL}				$0.2V_{DD}$	V
High-level input current	I_{IH1}	Except for D ₀ /DATA and D ₁ to D ₇			1	μA
Low-level input current	I_{IL1}	Except for D ₀ /DATA and D ₁ to D ₇			-1	μA
High-level output voltage	V_{OH}	$I_{OUT} = -1.0$ mA, except OSC _{OUT}	$V_{DD}-0.5$			V
Low-level output voltage	V_{OL}	$I_{OUT} = 2.0$ mA, except OSC _{OUT}			0.5	V
High-level leakage current	I_{LOH}	D ₀ /DATA and D ₁ to D ₇ , $V_{IN/OUT} = V_{DD}$			10	μA
Low-level leakage current	I_{LOL}	D ₀ /DATA and D ₁ to D ₇ , $V_{IN/OUT} = V_{SS}$			-10	μA
Common output ON resistance	R_{COM}	$V_{LCn} \rightarrow COM_n$, $V_{LCD} \geq 3V_{DD}$, $I_{LOL} = 50$ μA			2	kΩ
Segment output ON resistance	R_{SEG}	$V_{LCn} \rightarrow SEG_n$, $V_{LCD} \geq 3V_{DD}$, $I_{LOL} = 50$ μA			4	kΩ
Driver voltage (boost voltage)	V_{LCD}	During 3x boost	$2.7V_{DD}$		$3.0V_{DD}$	V
		During 4x boost	$3.6V_{DD}$		$4.0V_{DD}$	V
Current consumption (normal mode)	I_{DD11}	$f_{OSC} = 375$ kHz, all display OFF data output, $V_{DD} = 3.0$ V during 3x boost mode		100	180	μA
		$f_{OSC} = 375$ kHz, all display OFF data output, $V_{DD} = 3.0$ V during 4x boost mode		135	210	μA
Current consumption (high-power mode)	I_{DD12}	$f_{OSC} = 375$ kHz, all display OFF data output, $V_{DD} = 3.0$ V during 3x boost mode		150	280	μA
		$f_{OSC} = 375$ kHz, all display OFF data output, $V_{DD} = 3.0$ V during 4x boost mode		200	340	μA
Driver system current consumption (V_{DD}) (Standby)	I_{DD21}	$V_{DD} = 3.0$ V		1	10	μA

Remark The TYP. value is a reference value when $T_A = 25$ °C

Test Circuit



Switching characteristics (unless otherwise specified, T_A = -40 to +85 °C)

V_{DD} = 2.0 to 2.7 V

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	f _{osc}	Self-oscillation, oscillation resistance R = 100 kΩ	180		500	kHz
Transfer delay time	t _{PHL}	SCK↓→DATA↓			150	ns
Transfer delay time	t _{PLH}	SCK↓→DATA↑			150	ns

Remark The TYP. value is a reference value when T_A = 25 °C

V_{DD} = 2.7 to 3.3 V

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	f _{osc}	Self-oscillation, oscillation resistance R = 100 kΩ	240	378	560	kHz
Transfer delay time	t _{PHL}	SCK↓→DATA↓			60	ns
Transfer delay time	t _{PLH}	SCK↓→DATA↑			60	ns

Remark Use the following equation to determine the time per frame.

$$1 \text{ frame} = 1/f_{\text{osc}} \times 96 \times \text{number of duty}$$

$$f_{\text{osc}} = 375 \text{ kHz, Given a } 1/52 \text{ duty,}$$

$$1 \text{ frame} = 2.67 \mu\text{s} (96 \times 52 = 13.1 \text{ ms} \cong 75 \text{ Hz})$$

Required timing conditions (unless otherwise specified, T_A = -40 to +85 °C)

Common (1) (V_{DD} = 2.0 to 2.7 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock frequency	f _{OSC}	OSC _{IN} external clock		375		kHz
High-level clock pulse width	t _{WHC1}	OSC _{IN} external clock	1000			ns
Low-level clock pulse width	t _{WLC1}	OSC _{IN} external clock	1000			ns
High-level clock pulse width	t _{WHC2}	OSC _{BRI} external clock	1000			ns
Low-level clock pulse width	t _{WLC2}	OSC _{BRI} external clock	1000			ns
Rise/fall time	t _r ,t _f	OSC _{BRI} external clock			100	ns
Reset pulse width	t _{WRE}	/RESET pin	100			μs
Reset cancellation time	t _{RRE}	/RESET pin	100			μs

Remark The TYP. value is a reference value when T_A = 25 °C

Common (2) (V_{DD} = 2.7 to 3.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock frequency	f _{OSC}	OSC _{IN} external clock	240	375	560	kHz
High-level clock pulse width	t _{WHC1}	OSC _{IN} external clock	500			ns
Low-level clock pulse width	t _{WLC1}	OSC _{IN} external clock	500			ns
High-level clock pulse width	t _{WHC2}	OSC _{BRI} external clock	400			ns
Low-level clock pulse width	t _{WLC2}	OSC _{BRI} external clock	400			ns
Rise/fall time	t _r ,t _f	OSC _{BRI} external clock			100	ns
Reset pulse width	t _{WRE}	/RESET pin	50			μs
Reset cancellation time	t _{RRE}	/RESET pin	50			μs

Remark The TYP. value is a reference value when T_A = 25 °C

Serial interface (1) (V_{DD} = 2.0 to 2.7 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Shift clock cycle	t _{CYK}	SCK	2000			ns
High-level shift clock pulse width	t _{WHK}	SCK	1000			ns
Low-level shift clock pulse width	t _{WLK}	SCK	1000			ns
Shift clock hold time	t _{HSTBK}	STB↓→SCK↓	300			ns
Data setup time	t _{DS1}	DATA→SCK↑	150			ns
Data hold time	t _{DH1}	SCK↑→DATA	150			ns
STB hold time	t _{HKSTB}	SCK↑→STB↑	300			ns
STB pulse width	t _{WSTB}		300			ns
★ Wait time	t _{WAIT}	8th SCK↑→1st SCK↓	1000			ns

Remarks 1. The TYP. value is a reference value when T_A = 25 °C

2. T.B.D To be determine

Serial interface (2) (V_{DD} = 2.7 to 3.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Shift clock cycle	t _{CYK}	SCK	500			ns
High-level shift clock pulse width	t _{WHK}	SCK	260			ns
Low-level shift clock pulse width	t _{WLK}	SCK	210			ns
Shift clock hold time	t _{HSTBK}	STB↓→SCK↓	260			ns
Data setup time	t _{DS1}	DATA→SCK↑	40			ns
Data hold time	t _{DH1}	SCK↑→DATA	40			ns
STB hold time	t _{HKSTB}	SCK↑→STB↑	260			ns
STB pulse width	t _{WSTB}		210			ns
Wait time	t _{WAIT}	8th SCK↑→1st SCK↓	260			ns

Remark The TYP. value is a reference value when T_A = 25 °C

Parallel interface (1) (V_{DD} = 2.0 to 2.7 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Enable cycle time	t _{CYCE}	E↑→E↑	2000			ns
High-level enable pulse width	t _{WHE}	E	1000			ns
Low-level enable pulse width	t _{WLE}	E	1000			ns
STB pulse width	t _{WSTB}		300			ns
STB hold time	t _{WKSTB}		300			ns
Enable hold time	t _{HSTBK}		300			ns
Data setup time	t _{DS2}	D ₀ to D ₇ →E↑	150			ns
Data hold time	t _{DH2}	D ₀ to D ₇ →E↓	150			ns


Remark The TYP. value is a reference value when T_A = 25 °C

Parallel interface (2) (V_{DD} = 2.7 to 3.3 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Enable cycle time	t _{CYCE}	E↑→E↑	500			ns
High-level enable pulse width	t _{WHE}	E	260			ns
Low-level enable pulse width	t _{WLE}	E	210			ns
STB pulse width	t _{WSTB}		210			ns
STB hold time	t _{WKSTB}		260			ns
Enable hold time	t _{HSTBK}		260			ns
Data setup time	t _{DS2}	D ₀ to D ₇ →E↑	40			ns
Data hold time	t _{DH2}	D ₀ to D ₇ →E↓	40			ns

Remark The TYP. value is a reference value when T_A = 25 °C


AC timing measurement voltages




AC characteristics waveforms




Serial interface (input)




Serial interface (output)



8-bit parallel interface



Reset



[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents**NEC Semiconductor Device Reliability/Quality Control System (C10983E)****Semiconductor Device Mounting Technology (C10535E)**

- **The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.**
 - No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
 - NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
 - Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
 - While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
 - NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
- The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.