

mos integrated circuit $\mu PD63310$

STEREO SOUND CODEC

The μ PD63310 is an LSI that features two channels each of on-chip 16-bit ADC and DAC circuits for mutual conversion between digital signals and audio signals (having a maximum signal bandwidth of 24 kHz).

The analog signal input block enables mixed input of four different stereo signals and one monaural signal, and the volume of each signal can be controlled before mixing. The μ PD63310 also features two on-chip microphone amplifiers (mic amps) and gain is adjustable between 10 and 30 dB.

The analog signal output block enables mixed output of analog signals output by the DAC and four different stereo analog signals, and the volume of each signal can be controlled before mixing.

The digital audio signal I/O block supports a serial interface for audio applications (two's complement, MSB first).

A 6-bit parallel port are used for the various volume settings, with volume settings selectable (in 1.5-dB steps) from – 46.5 dB to 0 dB, as well as a mute setting.

FEATURES

- Two channels each of $\varDelta\Sigma$ type ADC and DAC
- On-chip mixing circuit in analog I/O block
- · Low-noise mic amps for two channels on chip
- On-chip reference voltage power supply (1.4 V TYP.)
- ADC and DAC digital filter characteristics

Pass band ripple : ±0.1 dB (0 to 0.454 fs) for ADC and DAC

Stop band attenuation : 75 dB (0.546 fs or above) for ADC and DAC

- Sampling frequency (fs): 2 to 48 kHz (256-fs master clock is input from an external source)
- Low voltage operation: +3 to +5.5 V single power supply
- Wide operating ambient temperature: -20 to +80°C
- Low power consumption: 120 mW (when using 3-V power supply), 250 mW (when using 5-V power supply)
- 80-pin plastic TQFP

RECOMMENDED USES

- · Speech recognition system, including car navigation system
- PC sound system

ORDERING INFORMATION


Part Number

Package

 μ PD63310GK-9EU 80-pin plastic TQFP (FINE PITCH) (12 × 12 mm)

The information in this document is subject to change without notice.


BLOCK DIAGRAM



PIN CONFIGURATION (Top View)

80-pin plastic TQFP (FINE PITCH) (12 \times 12 mm)

• µPD63310GK-9EU



PIN FUNCTIONS

Pin Number	Pin Name	I/O	Function
1	IN1R	I	R-channel analog audio signal input pin 1
2	IN2R	I	R-channel analog audio signal input pin 2
3	IN3R	I	R-channel analog audio signal input pin 3
4	IN4R	I	R-channel analog audio signal input pin 4
5	IN5	1	Analog audio signal (monaural) input pin. This channel accepts audio input which is input to both left and right channels on the chip.
6	IN4L	1	L-channel analog audio signal input pin 4
7	IN3L	I	L-channel analog audio signal input pin 3
8	IN2L	1	L-channel analog audio signal input pin 2
9	IN1L	1	L-channel analog audio signal input pin 1
10-15	NC		No connection
16	MICOL	0	L-channel mic amp output pin. If the L-channel mic amp is not being used connect this pin to MICNL pin.
17	MICNL	I	L-channel mic amp inverting input pin. If the L-channel mic amp is not being used, connect this pin to MICOL pin.
18	MICPL	I	L-channel mic amp noninverting input pin. If the L-channel mic amp is no being used, connect this pin to VXLO pin.
19	RBW	0	Output pin for signal that specifies the bus driver's direction. Output is a high level when DATA5 to DATA0 are input pins and is at low level when DATA5 to DATA0 are output pins. If not used, leave unconnected.
20	OEB	0	Bus driver enable signal output pin. When data input to DATA5 to DATA6 is enabled, output is at low level. If not used, leave unconnected.
21, 22	NC		No connection
23	WB	I	Input pin for parallel interface's data write signal. Used for input of low-leve signals when addresses are written to the volume setting register and when data is written.
24	RB	I	Input pin for parallel interface's data read signal. Used for input of low-leve signals when data is read from the volume setting register.
25	CSB	I	Input pin for parallel interface's chip select signal. Active low. When the input signal is at high level, DATA5 to DATA0 are set for high impedance
26	SELR	I	Input pin for signal that specifies the target register for parallel data input and output. Specifies an address register when the input signal is at low level or a data register when the input signal is at high level.
27, 28	TEST1, TEST2	I	Test mode setting pins. These pins set the test mode when at high level When not used (i.e., during normal operation mode), connect these pins to GND.
29	RSTB	I	Reset signal input pin. A reset occurs when a low pulse (pulse width of 1 (8 fs) or greater) is input after starting MCLK. The case when a reset is necessary is not only power-on but also an occurrence of disturbance ir master clock due to changing fs (sampling frequency). When input is at low level, power down mode is set to reduce power consumption.
30	NC	-	No connection

 \star

Pin Number	Pin Name	I/O	Function
31	MCLK	I	Master clock input pin. Used for input of 256-fs clock (duty: 40 to 60%).
32	LRCLK	0	Serial interface's frame sync clock output pin.
			Used for L channel data I/O when LRCLK = low level
			Used for R channel data I/O when LRCLK = high level
33	BCLK	0	Serial interface's bit sync clock output pin.
			Used for I/O of audio data from SI and SO in sync with BCLK. BCLK is
			generated on-chip as MCLK divided by eight.
34	SI	I	Serial interface's data input pin. Used for serial input (synchronized with
			BCLK) of audio data (two's complement, MSB first).
35	NC		No connection
36	SO	0	Serial interface's data output pin. Used for serial output (synchronized with
			BCLK) of audio data (two's complement, MSB first).
37	DVdd		Digital power supply pin. Used for input voltage range of +3 to +5.5 V.
38-40	NC		No connection
41, 42	DGND1, DGND2	G	Digital ground pins.
43-48	DATA5-DATA0	I/O	Parallel data I/O pins. Used for input/output of address data and volume
			setting data.
49-53	NC	_	No connection
54	DACR	0	R-channel DAC output pin. When this pin is used, the R-channel DAC output
			can be monitored without attenuation regardless of the volume setting.
55	OUTR	0	R-channel analog audio output pin.
56	DACL	0	L-channel DAC output pin. When this pin is used, the L-channel DAC output
			can be monitored without attenuation regardless of the volume setting.
57	OUTL	0	L-channel analog audio output pin.
58, 59	AGND5, AGND4	G	Analog ground pins.
60	AVdd	_	Analog power supply pin. Used for input voltage range of +3 to +5.5 V.
61, 62	NC	_	No connection
63	VRRI	I	Reference voltage input pin for R-channel DAC. This pin is usually connected
			to VRRO pin.
64	VRRO	0	Reference voltage output pin for R-channel DAC. Output is 1.4 V (TYP.)
			Connects to analog GND via a bypass capacitor.
65	VRLI	I	Reference voltage input pin for L-channel DAC. This pin is usually connected
			to VRLO pin.
66	VRLO	0	Reference voltage output pin for L-channel DAC. Output is 1.4 V (TYP.)
			Connects to analog GND via a bypass capacitor.
67	VXRI	I	Reference voltage input pin for R-channel ADC. This pin is usually connected
			to VXRO pin.
68	VXRO	0	Reference voltage output pin for R-channel ADC. Output is 1.4 V (TYP.)
			Connects to analog GND via a bypass capacitor.
69	VXLI	I	Reference voltage input pin for L-channel ADC. This pin is usually connected
			to VXLO pin.
70	NC	_	No connection

			(3/3)
Pin Number	Pin Name	I/O	Function
71	VXLO	0	Reference voltage output pin for L-channel ADC. Output is 1.4 V (TYP.). Connects to analog GND via a bypass capacitor.
72	AGND3	G	Analog ground pin.
73	NC	_	No connection
74, 75	AGND2, AGND1	G	Analog ground pins.
76	MICPR	I	R-channel mic amp noninverting input pin. If the R-channel mic amp is not being used, connect this pin to VXRO pin.
77	MICNR	I	R-channel mic amp inverting input pin. If the R-channel mic amp is not being used, connect this pin to MICOR pin.
78	MICOR	0	R-channel mic amp output pin. If the R-channel mic amp is not being used, connect this pin to MICNR pin.
79, 80	NC	_	No connection

1. DESCRIPTION OF OPERATIONS

1.1 Analog Input Block

The analog input block enables signal input from two channels. Four different stereo signals (IN1 to IN4) and a monaural signal (IN5) can be mixed and input via these channels. The volume can be adjusted for each analog signal, and the sum of the volume settings is input to the ADC. A 6-bit signal is used to adjust the volume within an adjustment range (in 1.5-dB steps) from –46.5 dB to 0 dB, plus a mute setting. A low-noise mic amp (variable gain width: 10 to 30 dB) is provided on-chip for mic input.

1.2 Analog Output Block

The analog output block enables signal output from two channels. Five different analog signals (IN1 to IN4 and DAC) can be mixed and output via these channels. The volume can be adjusted for each analog signal, and the sum of the volume settings is output (via OUTL and OUTR pins). A 6-bit signal is used to adjust the volume within an adjustment range (in 1.5-dB steps) from –46.5 dB to 0 dB, plus a mute setting. The output from the DAC (via DACL and DACR pins) can be monitored directly.

1.3 Digital Interface


A serial interface for audio is supported for input and output of digital audio data (two's complement, MSB first). BCLK and LRCLK are automatically generated on chip from the master clock that is supplied to MCLK pin from an external source. BCLK and LRCLK are used by the ADC and DAC. In other words, the ADC's and DAC's sampling frequency is determined based on the master clock and cannot be set independently of it.

A parallel interface is used for input and output of the 6-bit data used for volume adjustments. The target registers for parallel data I/O are selected via the SELR pin. This pin selects an address register when at low level and a data register when at high level.


OEB is output as the bus driver's enable signal and RBW is output as the bus driver's direction specification signal. Use this pin as necessary. If it is not used, leave it unconnected.

When the clock (data) input to the MCLK and SI pins has been stopped, set these pins to either high level or low level (if necessary, connect via a resistance to DV_{DD} or DGND).

(1) Serial interface



(2) Parallel interface



1.4 Volume Setting Register Addresses

After the power is turned on and a reset has been input, all volume settings are set to mute mode. Therefore, it may be necessary to specify volume settings before inputting signals. Write data to the volume setting registers that correspond to the analog input pins and analog output pins to be used.

Since the ADC's full scale analog input signal amplitude voltage is 1.4 V (TYP.), it may be necessary to specify a volume setting whereby the signal amplitude's maximum voltage (after mixing) is no more than 1.4 V, especially when several analog signals are input to the ADC after mixing.

The addresses of the various volume setting registers are specified via the 6-bit parallel data that is input from the DATA5 to DATA0 pins during low-level input to the SELR pin. The volume setting registers corresponding to these addresses are listed below.

- 0 : IN1L control register
- 1 : IN1R control register
- 2 : IN2L control register
- 3 : IN2R control register
- 4 : IN3L control register
- 5 : IN3R control register
- 6 : IN4L control register
- 7 : IN4R control register
- 8 : IN5 control register
- 9 : IN1L-OUTL control register
- 10 : IN1R-OUTR control register
- 11 : IN2L-OUTL control register
- 12 : IN2R-OUTR control register
- 13 : IN3L-OUTL control register
- 14 : IN3R-OUTR control register
- 15 : IN4L-OUTL control register
- 16 : IN4R-OUTR control register
- 17 : DACL-OUTL control register
- 18 : DACR-OUTR control register

1.5 Volume Setting Register Data (Command Types)

The data in the volume setting registers is written and read based on 6-bit parallel data that is input and output via the DATA5 to DATA0 pins when the SELR pin is set for high level input. The data (commands) in the various volume setting registers are described below.

0:	D5	D4	D3	D2	D1	D0

D4 to D0 indicate the data used to control gain in the IN1L register's input signal, with codes corresponding to the gain levels listed in Table 1-1 below. When D5 is "1", mute mode is set.

D5	D4	D3	D2	D1	D0	Gain
0	0	0	0	0	0	0 dB
0	0	0	0	0	1	–1.5 dB
0	0	0	0	1	0	–3.0 dB
	I			I	I	
0	1	1	1	1	0	–45.0 dB
0	1	1	1	1	1	–46.5 dB
1	0	0	0	0	0	MUTE ^{Note}
1	×	×	×	×	×	MUTE

Table 1-1. Correspondence of Codes and Gain Levels

Note Default value

Remark ×: Don't care

1:	D5	D4	D3	D2	D1	D0

D4 to D0 indicate the data used to control gain in the IN1R register's input signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.

2: D5 D4 D3 D2 D1 D0

D4 to D0 indicate the data used to control gain in the IN2L register's input signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.

3:	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----

D4 to D0 indicate the data used to control gain in the IN2R register's input signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.

4:	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----

D4 to D0 indicate the data used to control gain in the IN3L register's input signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.

5: D5 D4 D3 D2 D1 D0

D4 to D0 indicate the data used to control gain in the IN3R register's input signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.

6:	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----

D4 to D0 indicate the data used to control gain in the IN4L register's input signal, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.

			1				
D5	D4	D3	D2	D1	D0		
D4 to D0 in	dicate the da	ata used to c	control gain	in the IN4R	register's in	out signal, with co	odes correspon
to the gain	levels listed	in Table 1	-1. Mute m	ode is set v	vhen D5 = 1		
D5	D4	D3	D2	D1	D0		
D4 to D0 ir	dicate the d	ata used to	control gair	in the IN5 r	register's inc	out signal, with co	odes correspon
	levels listed						
to the gain			-1. Mute III	000 13 301 1			
D5	D4	D3	D2	D1	D0		
]		
			-	-	-	ster's input signa	
-	out signal, wi	th codes col	rresponding	to the gain i	levels listed	in Table 1-1. Mu	te mode is set v
D5 = 1.							
				1			
D5	D4	D3	D2	D1	D0		
D4 to D0 in	dicate data t	hat controls	the gain wh	en mixing th	ne IN1R regi	ster's input signa	I with the R-cha
DAC's outp	out signal, wi	th codes cor	rresponding	to the gain l	levels listed	in Table 1-1. Mu	te mode is set v
D5 = 1.							
D5	D4	D3	D2	D1	D0		
D4 to D0 in	dicate data t	hat controls	the gain wh	hen mixina tl	he IN2L regi	ster's input signa	I with the L-cha
			-	-	-	in Table 1-1. Mu	
D5 = 1.	at orginal, wi		reepending	to the gain			
DJ = 1.							
	D4	D2		D1	DO		
D5	D4	D3	D2	D1	D0		
D5 D4 to D0 in	dicate data t	hat controls	the gain wh	en mixing th	ne IN2R regi	ster's input signa	
D5 D4 to D0 in DAC's outp	dicate data t	hat controls	the gain wh	en mixing th	ne IN2R regi	ster's input signa in Table 1-1. Mu	
D5 D4 to D0 in	dicate data t	hat controls	the gain wh	en mixing th	ne IN2R regi		
D5 D4 to D0 in DAC's outp D5 = 1.	dicate data t out signal, wi	hat controls th codes cor	the gain wh	to the gain l	he IN2R regis		
D5 D4 to D0 in DAC's outp D5 = 1. D5	dicate data t out signal, wi	hat controls th codes cor D3	the gain wh rresponding D2	to the gain l	ne IN2R regis levels listed	in Table 1-1. Mu	te mode is set v
D5 D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in	dicate data t but signal, wi D4 dicate data t	hat controls th codes cor D3 hat controls	the gain wh rresponding D2 the gain wh	Den mixing the to the gain be to the to the gain be to the total set of total s	De IN2R regis levels listed D0 he IN3L regi	in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha
D5 D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in	dicate data t but signal, wi D4 dicate data t	hat controls th codes cor D3 hat controls	the gain wh rresponding D2 the gain wh	Den mixing the to the gain be to the to the gain be to the total set of total s	De IN2R regis levels listed D0 he IN3L regi	in Table 1-1. Mu	te mode is set v I with the L-cha
D5 D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in	dicate data t but signal, wi D4 dicate data t	hat controls th codes cor D3 hat controls	the gain wh rresponding D2 the gain wh	Den mixing the to the gain be to the to the gain be to the total set of total s	De IN2R regis levels listed D0 he IN3L regi	in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha
D5 D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp	dicate data t but signal, wi D4 dicate data t	hat controls th codes cor D3 hat controls	the gain wh rresponding D2 the gain wh	Den mixing the to the gain be to the to the gain be to the total set of total s	De IN2R regis levels listed D0 he IN3L regi	in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha
D5 D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp	dicate data t but signal, wi D4 dicate data t	hat controls th codes cor D3 hat controls	the gain wh rresponding D2 the gain wh	Den mixing the to the gain be to the to the gain be to the total set of total s	De IN2R regis levels listed D0 he IN3L regi	in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha
D5 D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp D5 = 1. $D5 = 1.$	D4 D4 dicate data t D4 dicate data t out signal, wir	hat controls th codes con D3 hat controls th codes con D3	the gain wh rresponding D2 the gain wh rresponding D2	D1 D1 to the gain l D1 to the gain l D1	D0 D0 D0 D1 D2 D0 D0 D0 D0	in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha te mode is set v
D5 D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in	dicate data t but signal, wi D4 dicate data t but signal, wi D4 dicate data t	hat controls th codes con D3 hat controls th codes con D3 hat controls	the gain wheresponding D2 the gain wheresponding D2 the gain wheresponding D2 the gain wheresponding	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	Do Do Do he IN3L regi levels listed Do ne IN3R regi	in Table 1-1. Mu ster's input signa in Table 1-1. Mu	te mode is set v I with the L-cha te mode is set v I with the R-cha
D5 D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in	dicate data t but signal, wi D4 dicate data t but signal, wi D4 dicate data t	hat controls th codes con D3 hat controls th codes con D3 hat controls	the gain wheresponding D2 the gain wheresponding D2 the gain wheresponding D2 the gain wheresponding	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	Do Do Do he IN3L regi levels listed Do ne IN3R regi	in Table 1-1. Mu ster's input signa in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha te mode is set v I with the R-cha
D5 D4 to D0 in DAC's outp D5 = 1. D5 D4 to D0 in DAC's outp D5 = 1. D5 D4 to D0 in DAC's outp	dicate data t but signal, wi D4 dicate data t but signal, wi D4 dicate data t	hat controls th codes con D3 hat controls th codes con D3 hat controls	the gain wheresponding D2 the gain wheresponding D2 the gain wheresponding D2 the gain wheresponding	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	Do Do Do he IN3L regi levels listed Do ne IN3R regi	in Table 1-1. Mu ster's input signa in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha te mode is set v I with the R-cha
D5 D4 to D0 in DAC's outp D5 = 1. D5 D4 to D0 in DAC's outp D5 = 1. D5 D4 to D0 in DAC's outp D5 = 1.	dicate data t but signal, wi D4 dicate data t but signal, wi D4 dicate data t	hat controls th codes con D3 hat controls th codes con D3 hat controls	the gain wheresponding D2 the gain wheresponding D2 the gain wheresponding D2 the gain wheresponding	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 to the gain l to the gain l	Do Do Do he IN3L regi levels listed Do ne IN3R regi	in Table 1-1. Mu ster's input signa in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha te mode is set v I with the R-cha
D5 D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp D5 = 1. $D5$ D4 to D0 in DAC's outp D5 = 1. $D5$	D4 dicate data t but signal, wi D4 dicate data t but signal, wi D4 dicate data t but signal, wi	hat controls th codes con D3 hat controls th codes con D3 hat controls th codes con	the gain wh rresponding D2 the gain wh rresponding D2 the gain wh rresponding D2	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 to the gain l to the gain l to the gain l	D0 D0 be IN3L regi levels listed D0 be IN3R regis levels listed levels listed	in Table 1-1. Mu ster's input signa in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha te mode is set v I with the R-cha te mode is set v
$\begin{tabular}{ c c c c }\hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ D5 \\ D4 to D0 in \\\hline D5 \\ D4 to D0 in \\\hline \end{tabular}$	D4 dicate data t out signal, wi D4 dicate data t out signal, wi D4 dicate data t out signal, wi D4 dicate data t	hat controls th codes con D3 hat controls th codes con D3 hat controls th codes con D3 hat controls	the gain wheresponding D2 the gain wheresponding	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 to the gain to the gain to the gain to the gain	be IN2R regis levels listed D0 he IN3L regis levels listed D0 he IN3R regis levels listed D0 he IN4L regis	in Table 1-1. Mu ster's input signa in Table 1-1. Mu ster's input signa in Table 1-1. Mu	te mode is set v I with the L-cha te mode is set v I with the R-cha te mode is set v
D5 $D4 to D0 in$ $DAC's outp$ $D5 = 1.$ $D5$ $D4 to D0 in$ $DAC's outp$ $D5 = 1.$ $D5$ $D4 to D0 in$ $DAC's outp$ $D5 = 1.$ $D5$ $D4 to D0 in$ $DAC's outp$ $D5 = 1.$	D4 dicate data t out signal, wi D4 dicate data t out signal, wi D4 dicate data t out signal, wi D4 dicate data t	hat controls th codes con D3 hat controls th codes con D3 hat controls th codes con D3 hat controls	the gain wheresponding D2 the gain wheresponding	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 to the gain to the gain to the gain to the gain	be IN2R regis levels listed D0 he IN3L regis levels listed D0 he IN3R regis levels listed D0 he IN4L regis	in Table 1-1. Mu ster's input signa in Table 1-1. Mu ster's input signa	te mode is set v I with the L-cha te mode is set v I with the R-cha te mode is set v
$\begin{tabular}{ c c c c }\hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ D5 \\ D4 to D0 in \\\hline D5 \\ D4 to D0 in \\\hline \end{tabular}$	D4 dicate data t out signal, wi D4 dicate data t out signal, wi D4 dicate data t out signal, wi D4 dicate data t	hat controls th codes con D3 hat controls th codes con D3 hat controls th codes con D3 hat controls	the gain wheresponding D2 the gain wheresponding	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 to the gain to the gain to the gain to the gain	be IN2R regis levels listed D0 he IN3L regis levels listed D0 he IN3R regis levels listed D0 he IN4L regis	in Table 1-1. Mu ster's input signa in Table 1-1. Mu ster's input signa in Table 1-1. Mu	te mode is set v I with the L-cha te mode is set v I with the R-cha te mode is set v
$\begin{tabular}{ c c c c }\hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline \end{tabular}$	D4 dicate data t but signal, wi D4 dicate data t but signal, wi D4 dicate data t but signal, wi D4 dicate data t	hat controls th codes con D3 hat controls th codes con D3 hat controls th codes con D3 hat controls th codes con	the gain wheresponding D2 the gain wheresponding	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D	be IN2R regis levels listed D0 he IN3L regi levels listed D0 he IN3R regis levels listed D0 he IN4L regi levels listed	in Table 1-1. Mu ster's input signa in Table 1-1. Mu ster's input signa in Table 1-1. Mu	te mode is set v I with the L-cha te mode is set v I with the R-cha te mode is set v
$\begin{tabular}{ c c c c }\hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline D5 \\ D4 to D0 in \\ DAC's outp \\ D5 = 1. \\\hline D5 \\ D5 = 1. \\\hline D5 \\ D5 = 1. \\\hline D5 \\ D$	D4 dicate data t but signal, wi D4 dicate data t but signal, wi D4 dicate data t but signal, wi D4 dicate data t but signal, wi	hat controls th codes con D3 hat controls th codes con D3 hat controls th codes con D3 hat controls th codes con D3	the gain wheresponding D2	D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D	D0 be IN2R regised D0 be IN3L regised D0 be IN3R regised D0 be IN3R regised D0 be IN4L regised be IN4L regised be IN4L regised	in Table 1-1. Mu ster's input signa in Table 1-1. Mu ster's input signa in Table 1-1. Mu	te mode is set v I with the L-cha te mode is set v I with the R-cha te mode is set v

D5 = 1.

17:	D5	D4	D3	D2	D1	D0					
	D4 to D0 in	dicate data	that controls	s the gain w	hen outputt	ing the L-ch	annel DAC's output signal to OUTL,				
	with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.										
18:	D5	D4	D3	D2	D1	D0					

D4 to D0 indicate data that controls the gain when outputting the R-channel DAC's output signal to OUTR, with codes corresponding to the gain levels listed in Table 1-1. Mute mode is set when D5 = 1.

1.6 Test Mode

Test mode is set (and MCLK input is required) when the TEST1 and TEST2 pins are at high level. When in test mode, the IC internally inputs the ADC's output directly to the DAC (via an analog loopback). This analog loopback enables verification of analog circuit operations and the volume settings.

2. SYSTEM CONNECTIONS

2.1 Analog Input Block


A frequency that is one half of the master clock (MCLK) frequency is used as the ADC's and DAC's oversampling frequency. Accordingly, if there is no input of high-frequency noise that is close to MCLK/2 (= 128 fs), the filter (LPF) inserted before the analog block can be omitted (see **Figure 2-1**).

The analog signal input pins (pins 1 to 9) are internally biased to 1.4 V (TYP.), so a coupling capacitor (1 to 4.7 μ F) should be inserted.

The full scale analog input signal level is 1.4 V_{P-P} (TYP.). Adjust the transmitting side's level so that the amplitude of the signal that is input to an analog audio signal input pin does not exceed 1.4 V_{P-P} . In particular, if this signal's amplitude exceeds 2.8 V_{P-P} , the analog signal input pin's voltage may become less than 0 V during negative amplitude, which may prevent the volume control from operating normally (such as when there is signal leakage during mute mode).

Analog signal input pins that are not used should be left unconnected or connected to a GND pin via a capacitor.

Figure 2-1. Analog Input Block Connection Example (Using IN1R Pin)



2.2 Mic Amp


The mic amp's gain can be adjusted (between 10 dB (MIN.) and 30 dB (MAX.)) via an external resistor. The gain setting is adjusted by changing R1. R2 is fixed at 100 k Ω (see **Figure 2-2**). Gain is calculated via the following expression.

Mic amp gain calculation: $Av = 20 \log ((R2 + R1)/R1) [dB]$

Since the mic amp is independent from other blocks, if the mic amp's output is input to the ADC (or is mixed with output from the DAC), the mic amp's output pin should be connected via a coupling capacitor to one of the analog signal input pins (see **Figure 2-1**).

Separate the unused mic amp from R1 and the electrolytic capacitors (shown in Figure 2-2) and set 0 Ω for R2.





Remark When the above example is a constant, the mic amp's gain becomes about 21 dB.


2.3 Analog Output Block


The analog audio output pins (OUTL and OUTR) and the DAC output pins (DACL and DACR) are internally biased to 1.4 V (TYP.), so an output coupling capacitor should be inserted to cut the DC component (see **Figure 2-3**).

The out-of-band component of the output signals from these analog pins is attenuated by a post filter (LPF) in the IC, so there is no need for an external LPF.

Set the load resistance to at least 20 k Ω (the speakers cannot be directly driven, so insert a power amp IC before the speaker).

Analog audio output pins and DAC output pins that are not used can be left unconnected.





2.4 Use Cautions

When changing the volume (addresses 17 and 18) between the DAC output and the output mixer, noise ("pop noise") may be output from an analog audio output pins (OUTL or OUTR). Such noise is due to the output offset voltage of an on-chip DAC.

If this noise is audible enough to be a problem, take the following measures.

- (1) Set mute mode for the volume (addresses 17 and 18) between the DAC output and the output mixer.
- (2) Connect the DAC output pins (DACL and DALR) via a capacitor to a pair of unused analog input pins (such as IN4L and IN4R).
- (3) Adjust the volume (such as addresses 15 and 16) between the analog input pins connected as described in (2) above and the output mixer to adjust the DAC output volume.

3. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (unless otherwise specified, DGND = AGND = 0 V)

Parameter	Symbol	Conditions	Rating	Unit
Power supply voltage	Vdd	All VDD pins	-0.3 to +7.0	V
Analog input voltage	Vain	All analog input pins	-0.3 to VDD +0.3	V
Digital input voltage	Vdin	All digital input pins	-0.3 to VDD +0.3	V
Applied voltage to analog output pin	Vaout	All analog output pins	-0.3 to VDD +0.3	V
Applied voltage to digital output pin	Vdout	All digital output pins	-0.3 to VDD +0.3	V
Operating ambient temperature	TA		-20 to +80	°C
Storage temperature	Tstg		-65 to +150	°C

Caution If the absolute maximum rating for any of the above parameters is exceeded even momentarily, it may adversely affect the quality of this product. In other words, these absolute maximum ratings have been set to prevent physical damage to the product. Do not use the product in such a way as to exceed any of these ratings.

Recommended Operating Conditions (unless otherwise specified, DGND = AGND = 0 V, load capacitance = 20 pF, and on-chip reference voltage power supply is used)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vdd	All VDD pins	3.0		5.5	V
Operating ambient temperature	TA		-20	25	80	°C
Master clock frequency	fмclк	256 fs	0.512		12.288	MHz
Sampling frequency	fs		2		48	kHz
Digital input voltage (high level)	Vih	When $V_{DD} = 5.0 V$	4.5		5	V
Digital input voltage (low level)	VIL	When $V_{DD} = 5.0 V$	0		1.0	V
Digital input voltage (high level)	Vih	When $V_{DD} = 3.3 V$	2.64		3.3	V
Digital input voltage (low level)	VIL	When $V_{DD} = 3.3 V$	0		0.66	V
RSTB rise time	trRSTB	Time required to change from 10% to 90% of VDD	_		1	μs
Analog input signal voltage	Vi	All analog input pins	_		1.4	V _{p-p}
ADC input signal voltage	VIADC	Mixer output section (before ADC)	_		1.4	V _{p-p}
Analog output signal voltage	Vo	OUTL and OUTR pins (mixer output section)	_		1.4	V _{p-p}
Analog output pin load resistance	RL	All analog output pins	20		_	kΩ
Mic amp voltage gain	Ауміс		10	20	30	dB

DC Characteristics (unless otherwise specified, $T_A = -20$ to $+80^{\circ}$ C, $DV_{DD} = AV_{DD} = 3.0$ to 5.5 V, DGND = AGND = 0 V)

(1) Power consumption

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating current	ldd	When $V_{DD} = 5.0 V$	—	50	70	mA
Operating current	lod	When $V_{DD} = 3.0 V$	_	40	60	mA
Standby current	DDstb	Power down mode	—	1.5	2	mA

(2) Digital block

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current	Iu	When $V_{DD} = 5.0 \text{ V}$ and $V_I = 5.0 \text{ to } 0.0 \text{ V}$	-5.0		+5.0	μA
Output leakage current	Ilo	When $V_{DD} = 5.0 \text{ V}$ and $V_0 = 5.0 \text{ to } 0.0 \text{ V}$	-5.0		+5.0	μA
		(high impedance)				
High-level output current	Іон	When $V_{DD} = 5.0 \text{ V}$ and $V_0 = 4.0 \text{ V}$	-2.0		—	mA
Low-level output current	Iol	When $V_{DD} = 5.0 \text{ V}$ and $V_0 = 0.4 \text{ V}$	_		+2.0	mA
High-level output voltage	Vон	When $V_{DD} = 5.0 \text{ V}$ and $I_0 = -2.0 \text{ mA}$	4.0		—	V
Low-level output voltage	Vol	When $V_{DD} = 5.0 \text{ V}$ and $I_0 = 2.0 \text{ mA}$	—		0.4	V
High-level output voltage	Vон	When $V_{DD} = 3.3 \text{ V}$ and $I_0 = -2.0 \text{ mA}$	2.64		—	V
Low-level output voltage	Vol	When $V_{DD} = 3.3 \text{ V}$ and Io = 2.0 mA	_		0.4	V

(3) Analog block

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Reference power supply output voltage, AD side	VXL (R)	VXRO and VXLO pins	1.35	1.4	1.45	V
Reference power supply output voltage, DA side	VRL (R)	VRRO and VRLO pins	1.35	1.4	1.45	V
Input resistance 1	Rıı	IN1L, IN2L, IN3L, IN4L, IN1R, IN2R, IN3R, and IN4R pins	6.5	10	15	kΩ
Input resistance 2	R12	IN5 pin	13	20	30	kΩ

Transmission Characteristics (unless otherwise specified, $T_A = -20$ to $+80^{\circ}$ C, $DV_{DD} = AV_{DD} = 3.0$ to 5.5 V, DGND = AGND = 0 V, master clock = 12.288 MHz, and on-chip reference voltage power supply is used)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
AD peak S/N	SNPx	Signal = 1 kHz, in 0 to 20 kHz bandwidth	60	75	—	dB
AD dynamic range	SNx	-60 dB input	60	75	_	dB
AD idle noise	ICNx		_	-75	-60	dB
AD absolute gain	Gx	Signal = 1 kHz, 0 dB input	-1.0	±0.5	+1.0	dB
AD relative gain 1	Gvx1	-22.5 to -1.5 dB (0-dB reference)	-2.0	±1.0	+2.0	dB
AD relative gain 2	Gvx2	-46.5 to -24.0 dB (0-dB reference)	-5.0	±2.0	+5.0	dB
AD frequency gain	GRx	0 to 20 kHz	-0.5	±0.1	+0.5	dB
characteristic						
AD total harmonic distortion	THDx	Signal = 1 kHz, 0 dB input	_	-50	-40	dB
AD full-scale analog input	VIFS	Signal = 1 kHz, 0 dB input	1.35	1.4	1.45	V _{p-p}
amplitude						
AD offset voltage	Voffx		-100	±10	+100	mV

(1) AD side


(2) DA side

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
DA peak S/N	SNPR	Signal = 1 kHz, in 0 to 20 kHz bandwidth	60	75	_	dB
DA dynamic range	SNR	-60 dB input	60	75	—	dB
DA idle noise	ICNR		_	-75	-60	dB
DA absolute gain	GR	Signal = 1 kHz, 0 dB input	-1.0	±0.5	+1.0	dB
DA relative gain 1	Gvr1	-22.5 to -1.5 dB (0-dB reference)	-2.0	±1.0	+2.0	dB
DA relative gain 2	Gvr2	-46.5 to -24.0 dB (0-dB reference)	-5.0	±3.0	+5.0	dB
DA frequency gain characteristic	GRR	0 to 20 kHz	-0.5	±0.2	+0.5	dB
DA total harmonic distortion	THDR	Signal = 1 kHz, 0 dB input	_	-50	-40	dB
DA full-scale analog output amplitude	VOFS	Signal = 1 kHz, 0 dB input	1.35	1.4	1.45	V _{p-p}
DA offset voltage	Voffr		-100	±30	+100	mV


AC Characteristics (unless otherwise specified, TA = -20 to +80°C, DVDD = AVDD = 3.0 to 5.5 V, DGND = AGND
= 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
RSTB-CSB setup time	trsuc		0		_	ns
RSTB-SELR setup time	trsus		0		_	ns
CSB-WB setup time	tcssuw		0		_	ns
SELR-WB setup time	tsesu		0		_	ns
SELR-WB hold time	tsehd		60		_	ns
Time between SELR and WB	tвsw		0		_	ns
WB-CSB hold time	tсsно		60		_	ns
WB low-level width	tsтw		120		_	ns
RB low-level width	t RSTW		200		_	ns
Data valid time after WB \downarrow	twddv		0		90	ns
DATA-WB setup time	twosu		30		_	ns
WB-DATA hold time	t dhdw		30		_	ns
Time between SELR and RB	tbsr		0		_	ns
RB-SELR hold time	t sehdr		60		_	ns
Data delay time after RB \downarrow	trddv		0		150	ns
RB-DATA hold time	tdhdr		0		20	ns
DATA-CSB hold time	tcshdr		30		_	ns
DATA IN setup time	tois		100		_	ns
DATA IN hold time	tын		100		_	ns
DATA OUT setup time	tdod		-40		+65	ns
DATA OUT hold time	t _{BLD}		0		45	ns

★ Parallel interface write timing 1




 \star




Parallel interface write timing 2 (when there are continual write cycles while CSB is low)

the different part from "Parallel Interface write timing 1" ★ Parallel interface read timing 1




 \star




Parallel interface read timing 2 (when there are continual read cycles while CSB is low)


the different part from "Parallel Interface read timing 1" Serial interface input timing



Serial interface output timing



4. APPLICATION CIRCUIT EXAMPLE




Remark $\stackrel{\perp}{=}$: Analog ground $\stackrel{+}{\pi}$: Digital ground

5. RECOMMENDED LAYOUT PATTERN

When laying out the power supply lines and GND lines on the circuit board, refer to the following figure concerning the layout of bypass capacitors.


Figure 5-1. Diagram of Recommended Bypass Capacitor Connections (Top View)



Remark $\stackrel{\dagger}{=} \pm (4.7 \ \mu\text{F})$: Tantalum capacitor $\pm (0.1 \ \mu\text{F})$: Chip ceramic capacitor

6. PACKAGE DRAWING

80 PIN PLASTIC TQFP (FINE PITCH) (□12)



NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	14.0±0.2	0.551±0.008
В	12.0±0.2	$0.472\substack{+0.009\\-0.008}$
С	12.0±0.2	$0.472\substack{+0.009\\-0.008}$
D	14.0±0.2	0.551±0.008
F	1.25	0.049
G	1.25	0.049
н	0.22±0.05	0.009+0.002 -0.003
1	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
К	1.0±0.2	$0.039^{+0.009}_{-0.008}$
L	0.5±0.2	$0.020^{+0.008}_{-0.009}$
М	0.145±0.05	$0.006^{+0.002}_{-0.003}$
N	0.10	0.004
Р	1.0±0.05	$0.040^{+0.002}_{-0.003}$
Q	0.1±0.05	0.004±0.002
R	3°+7° -3°	3° ^{+7°} -3°
S	1.2 MAX.	0.048 MAX.
		S80GK-50-9EU

è

S80GK-50-9EU

7. RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended in the table below.

For details of recommended soldering conditions, refer to the information document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact our sales representative.

Table 7-1. Soldering Conditions for Surface Mounting Type

μ PD63310GK-9EU: 80-pin plastic TQFP (FINE PITCH) (12 × 12 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Reflow time: 30 seconds or below (at 210°C or higher), Number of reflow processes: 2 max., Exposure limit Note : 7 days (after that, prebaking is necessary at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Reflow time: 40 seconds or below (at 200°C or higher), Number of reflow processes: 2 max., Exposure limit Note : 7 days (after that, prebaking is necessary at 125°C for 10 hours)	VP15-107-2
Pin partial heating	Pin temperature: 300°C or below, Time: 3 seconds or below (per device side)	—

Note The number of days for storage after the dry pack has been opened. Storage conditions are 25°C and 65% RH max.

Caution Do not use two or more soldering methods in combination (except for pin partial heating method).

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.