# MOS INTEGRATED CIRCUIT $\mu$ PD66P04B

# **4-BIT SINGLE-CHIP MICROCONTROLLER**

# FOR INFRARED REMOTE CONTROL TRANSMISSION

# DESCRIPTION

The  $\mu$ PD66P04B is a microcontroller for infrared remote control transmitters which is provided with a one-time PROM as the program memory.

Because users can write programs for the  $\mu$ PD66P04B, it is ideal for program evaluation and small-scale production of the application systems using the  $\mu$ PD6604.

When reading this document, also refer to the  $\mu$ PD6604 Data Sheet (U11281E).

# FEATURES

- Program memory (one-time PROM):  $1002 \times 10$  bits
- Data memory (RAM) : 32 × 4 bits
- Built-in carrier generation circuit for infrared remote control
- 9-bit programmable timer : 1 channel
- : 16  $\mu$ s (when operating at fosc = 500 kHz: RC oscillation) Command execution time Stack level : 1 level (Stack RAM is for data memory RF as well.) • I/O pins (Ki/o) : 8 units • Input pins (Kı) : 4 units • Sense input pin (S<sub>0</sub>) : 1 unit • S1/LED pin (I/O) : 1 unit (When in output mode, this is the remote control transmission display pin.) • Power supply voltage : VDD = 2.2 to 3.6 V : T<sub>A</sub> = -40 to +85 °C • Operating ambient temperature Oscillator frequency : fosc = 300 kHz to 1 MHz POC circuit

# APPLICATION

Infrared remote control transmitter (for AV and household electric appliances)

Because the  $\mu$ PD66P04B uses an RC oscillation system clock, its accuracy and stability are lower than the models using ceramic oscillation.

In applications where the clock accuracy and stability pose a problem, use the  $\mu$ PD61P34B (ceramic oscillation type).

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

# **ORDERING INFORMATION**


| Part Number          | Package                             |
|----------------------|-------------------------------------|
| µPD66P04BGS          | 20-pin plastic SOP (300 mil)        |
| $\mu$ PD66P04BGS-GJG | 20-pin plastic shrink SOP (300 mil) |

# **PIN CONFIGURATION (TOP VIEW)**


20-pin Plastic SOP (300 mil)

- *μ*PD66P04BGS
- 20-pin Plastic Shrink SOP (300 mil)
- µPD66P04BGS-GJG

# (1) Normal operating mode




#### (2) PROM programming mode



Caution Round brackets ( ) indicate the pins not used in the PROM programming mode.

 ${\sf L}~$  : Connect each of these pins to GND via a pull-down resistor.

# **BLOCK DIAGRAM**



# LIST OF FUNCTIONS

| Item                       | μPD66P04B  |
|----------------------------|--|
| ROM capacity               | 1002 × 10 bits   |
|                            | One-time PROM  |
| RAM capacity               | $32 \times 4$ bits   |
| Stack                      | 1 level (shared with RF of RAM)  |
| I/O pin                    | Key input (Ki) : 4 pins  |
|                            | Key I/O (K <sub>1/0</sub> ) : 8 pins   |
|                            | Key expansion input (S <sub>0</sub> , S <sub>1</sub> ) : 2 pins  |
|                            | Remote control transmitter display output ( $\overline{LED}$ ): 1 pin (shared with S <sub>1</sub> pin) |
| Number of keys             | 32 keys  |
|                            | 48 keys (when expanded by key expansion input)   |
|                            | 96 keys (when expanded by key expansion input and diode)   |
| Clock frequency            | RC oscillation   |
|                            | fosc = 300 to 500 kHz  |
|                            | fosc = 500 kHz to 1 MHz <sup>Note</sup>  |
| Instruction execution time | 16 μs (at fosc = 500 kHz)  |
| Carrier frequency          | fosc, fosc/2, fosc/8, fosc/12, fosc/16, fosc/24, no carrier (high level)                               |
| Timer                      | 9-bit programmable timer: 1 channel  |
| POC circuit                | Internal   |
| Supply voltage             | V <sub>DD</sub> = 2.2 to 3.6 V   |
| Operating ambient          | • T <sub>A</sub> = -40 to +85 °C   |
| temperature                | • T <sub>A</sub> = -20 to +70 °C (when POC circuit used)   |
| Package                    | • 20-pin plastic SOP (300 mil)   |
|                            | 20-pin plastic shrink SOP (300 mil)  |

**Note** It is necessary to design the application circuit so that the RESET pin goes low at a supply voltage of less than 2.2 V.

# TABLE OF CONTENTS

| 1. | PIN FUNCTIONS  | 5    |
|----|--|------|
|    | 1.1 Normal Operating Mode                                | 5    |
|    | 1.2 PROM Programming Mode                                | 6    |
|    | 1.3 INPUT/OUTPUT Circuits of Pins                        | . 7  |
|    | 1.4 Dealing with Unused Pins                             | . 8  |
|    | 1.5 Notes on Using K <sub>I</sub> Pin at Reset           | . 8  |
| 2. | DIFFERENCES BETWEEN $\mu$ PD6604 AND $\mu$ PD66P04B      | 9    |
| 3. | WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)     | 10   |
|    | 3.1 Operating Mode When Writing/Verifying Program Memory | 10   |
|    | 3.2 Program Memory Writing Procedure                     | . 11 |
|    | 3.3 Program Memory Reading Procedure                     | 12   |
| 4. | ELECTRICAL SPECIFICATIONS                                | 13   |
| 5. | CHARACTERISTIC CURVE (REFERENCE VALUES)                  | 19   |
| 6. | APPLIED CIRCUIT EXAMPLE                                  | 21   |
| 7. | PACKAGE DRAWINGS   | 22   |
| 8. | RECOMMENDED SOLDERING CONDITIONS                         | 24   |
| AP | PENDIX A. DEVELOPMENT TOOLS                              | 25   |
| AP | PENDIX B. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT  | 26   |

# 1. PIN FUNCTIONS

# 1.1 Normal Operating Mode

| Pin No.         | Symbol                                  | Function  | Output Format                       | When Reset  |
|-----------------|---|---|-------------------------------------|---|
| 1<br>2<br>15-20 | Ki/00-Ki/07                             | These pins refer to the 8-bit I/O ports. I/O switching can<br>be made in 8-bit units.<br>In INPUT mode, a pull-down resistor is added.<br>In OUTPUT mode, they can be used as the key scan<br>output of the key matrix.   | CMOS<br>push-pull <sup>Note 1</sup> | High-level output   |
| 3               | So                                      | Refers to the input port.<br>Can also be used as the key return input of the key<br>matrix.<br>In INPUT mode, the availability of the pull-down resistor<br>of the S <sub>0</sub> and S <sub>1</sub> ports can be specified by software in<br>terms in 2-bit units.<br>If INPUT mode is canceled by software, this pin is placed<br>in OFF mode and enters the high-impedance state.  | _                                   | High-impedance<br>(OFF mode)  |
| 4               | S1/LED                                  | Refers to the I/O port.<br>In INPUT mode (S1), this pin can also be used as the key<br>return input of the key matrix.<br>The availability of the pull-down resistor of the S0 and S1<br>ports can be specified by software in 2-bit units.<br>In OUTPUT mode ( $\overline{\text{LED}}$ ), it becomes the remote control<br>transmission display output (active low). When the<br>remote control carrier is output from the REM output, this<br>pin outputs the low level from the $\overline{\text{LED}}$ output synchronously<br>with the REM signal. | CMOS push-pull                      | High-level output<br>(LED)  |
| 5               | REM                                     | Refers to the infrared remote control transmission output.<br>The output is active high.<br>Carrier frequency: fosc, fosc/8, fosc/12, high-level,<br>fosc/2, fosc/16, fosc/24<br>(usable on software)   | CMOS push-pull                      | Low-level output  |
| 6               | Vdd                                     | Refers to the power supply.   | _                                   | _   |
| 7<br>8          | OSCout<br>OSCin                         | These pins are used for RC oscillation.   | _                                   | High-impedance<br>(oscillation stopped)<br>Low level<br>(oscillation stopped) |
| 9               | GND                                     | Refers to the ground.   | —                                   | _   |
| 10              | RESET                                   | Normally, this pin is a system reset input. By inputting<br>a low level, the CPU can be reset. When resetting with<br>the POC circuit a low level is output. A pull-up resistor<br>is incorporated.   | _                                   | _   |
| 11-14           | K <sub>10</sub> -K <sub>13</sub> Note 2 | These pins refer to the 4-bit input ports.<br>They can be used as the key return input of the key<br>matrix.<br>The use of the pull-down resistor can be specified by<br>software in 4-bit units.   |                                     | Input (low-level)   |

**Notes 1.** Be careful about this because the drive capability of the low-level output side is held low.

In order to prevent malfunction, be sure to input a low level to more than one of pins K<sub>10</sub> to K<sub>13</sub> when reset is released (when RESET pin changes from low level to high level, or POC is released due to supply voltage startup).

# 1.2 PROM Programming Mode


| Pin No. | Symbol  | Function  | I/O   |
|---------|---------|---|-------|
| 1, 2    | D0-D7   | 8-bit data input/output when writing/verifying program memory                   | I/O   |
| 15-20   |         |   |       |
| 3       | CLK     | Clock input for updating address when writing/verifying program memory          | Input |
| 6       | Vdd     | Power Supply.   | _     |
|         |         | Supply +6 V to this pin when writing/verifying program memory.                  |       |
| 7       | OSCout  | Clock necessary for writing program memory. Connect a resistor                  | -     |
| 8       | OSCIN   | $(R = 47 \text{ k}\Omega)$ and a capacitor $(C = 27 \text{ pF})$ to these pins. | Input |
| 9       | GND     | GND   | -     |
| 10      | Vpp     | Supplies voltage for writing/verifying program memory.                          | _     |
|         |         | Apply +12.5 V to this pin.  |       |
| 11-14   | MD0-MD3 | Input for selecting operation mode when writing/verifying program memory.       | Input |

# 1.3 INPUT/OUTPUT Circuits of Pins

The input/output circuits of the  $\mu$ PD66P04B pins are shown in partially simplified forms below.



(4) So



# 1.4 Dealing with Unused Pins

The following connections are recommended for unused pins in the normal operation mode.

| Pin       |             | Connection                                     |                             |  |  |
|-----------|-------------|--|-----------------------------|--|--|
|           |             | Inside the microcontroller                     | Outside the microcontroller |  |  |
| Kı/o      | INPUT mode  | _  | Open                        |  |  |
|           | OUTPUT mode | High-level output                              |                             |  |  |
| REM       |             | —  |                             |  |  |
| S1/LED    |             | OUTPUT mode (LED) setting                      |                             |  |  |
| So        |             | OFF mode setting                               | Directly connected to GND   |  |  |
| Kı        |             | —  |                             |  |  |
| RESETNote |             | ESET <sup>Note</sup> Built-in POC circuit Open |                             |  |  |

Table 1-1. Connections for Unused Pins

**Note** If the circuit is an applied one requiring high reliability, be sure to design it in such a manner that the RESET signal is entered externally.

# Caution The I/O mode and the terminal output level are recommended to be fixed by setting them repeatedly in each loop of the program.

### 1.5 Notes on Using KI Pin at Reset

In order to prevent malfunction, be sure to input a low level to more than one of pins  $K_{10}$  to  $K_{13}$  when reset is released (when RESET pin changes from low level to high level, or POC is released due to supply voltage startup).

# 2. DIFFERENCES BETWEEN $\mu$ PD6604 AND $\mu$ PD66P04B

Table 2-1 shows the differences between the  $\mu$ PD6604 and  $\mu$ PD66P04B.

The only differences among these models are the program memory, supply voltage, system clock frequency, oscillation stabilization wait time, and POC circuit (mask option), and the CPU function and internal peripheral hardware are the same.

The electrical characteristics also differ slightly. For the electrical characteristics, refer to the Data Sheet of each model.

#### Table 2-1. Differences between $\mu$ PD6604 and $\mu$ PD66P04B

# (1) When POC circuit (mask option) is provided to $\mu \text{PD6604}$

| Item   | μPD66P04B   | μPD6604             |  |
|--|---|---------------------|--|
| ROM  | One-time PROM   | Mask ROM            |  |
| Oscillation stabilization wait time                          |   |                     |  |
| On releasing STOP mode by release condition                  | 260/fosc  | 36/fosc             |  |
| • On releasing STOP or HALT mode by RESET input and at reset | 284/fosc to 340/fosc  | 60/fosc to 116/fosc |  |
| VPP pin and operating mode select pin                        | Provided  | Not provided        |  |
| Electrical specifications                                    | Some electrical specifications, such as data retention voltage and current consumption, differ. For details, refer to Data Sheet of each model. |                     |  |

#### (2) When POC circuit (mask option) is not provided to $\mu$ PD6604

| Item  | μPD66P04B   | μPD6604  |  |  |
|---|---|--|--|--|
| ROM   | One-time PROM   | Mask ROM   |  |  |
| Oscillation stabilization wait time                           |   |  |  |  |
| On releasing STOP mode by release condition                   | 260/fosc  | 36/fosc  |  |  |
| On releasing STOP or HALT mode by<br>RESET input and at reset | 284/fosc to 340/fosc  | 60/fosc to 116/fosc  |  |  |
| VPP pin and operating mode select pin                         | Provided  | Not provided   |  |  |
| POC circuit   | Incorporated  | Not provided   |  |  |
| Supply voltage  | V <sub>DD</sub> = 2.2 to 3.6 V<br>(T <sub>A</sub> = -40 to +85 °C)  | $V_{DD} = 1.8 \text{ to } 3.6 \text{ V}$<br>(T <sub>A</sub> = -40 to +85 °C) |  |  |
| System clock frequency  | <ul> <li>fosc = 300 to 500 kHz</li> <li>fosc = 500 kHz to 1MHz<sup>Note</sup></li> </ul>  | • fosc = 300 to 500 kHz<br>• fosc = 300 kHz to 1 MHz (Vpp = 2.2 to 3.6 V)    |  |  |
| Electrical specifications                                     | Some electrical specifications, such as data retention voltage and current consumption, differ. For details, refer to Data Sheet of each model. |  |  |  |

**Note** It is necessary to design the application circuit so that the RESET pin goes low when the supply voltage is less than 2.2 V.

# 3. WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY)

The program memory of the  $\mu$ PD66P04B is a one-time PROM of 1002 × 10 bits.

To write or verify this one-time PROM, the pins shown in Table 3-1 are used. Note that no address input pin is used. Instead, the address is updated by using the clock input from the CLK pin.

| Pin Name      | Function  |
|---------------|---|
| Vpp           | Supplies voltage when writing/verifying program memory.   |
|               | Apply +12.5 V to this pin.  |
| Vdd           | Power supply.   |
|               | Supply +6 V to this pin when writing/verifying program memory.                                      |
| CLK           | Inputs clock to update address when writing/verifying program memory.                               |
|               | By inputting pulse four times to CLK pin, address of program memory is updated.                     |
| MD0-MD3       | Input to select operation mode when writing/verifying program memory.                               |
| D0-D7         | Inputs/outputs 8-bit data when writing/verifying program memory.                                    |
| OSCIN, OSCOUT | Clock necessary for writing program memory. Connect a resistor (R = 47 k $\Omega$ ) and a capacitor |
|               | (C = 27  pF) to these pins.   |

# Table 3-1. Pins Used to Write/Verify Program Memory

# 3.1 Operating Mode When Writing/Verifying Program Memory

The  $\mu$ PD66P04B is set in the program memory write/verify mode when +6 V is applied to the V<sub>DD</sub> pin and +12.5 V is applied to the V<sub>PP</sub> pin after the  $\mu$ PD66P04B has been in the reset status (V<sub>DD</sub> = 5 V, V<sub>PP</sub> = 0 V) for a specific time. In this mode, the operating modes shown in Table 3-2 can be set by setting the MD<sub>0</sub> through MD<sub>3</sub> pins. Connect all the pins other than those shown in Table 3-1 to GND via pull-down resistor.

| Table | 3-2. | Setting | Operation | Mode |
|-------|------|---------|-----------|------|
|-------|------|---------|-----------|------|

|         | Setting of Operating Mode |                 |     |                 |     | Operation Mode             |
|---------|---------------------------|-----------------|-----|-----------------|-----|----------------------------|
| Vpp     | Vdd                       | MD <sub>0</sub> | MD1 | MD <sub>2</sub> | MD₃ |                            |
| +12.5 V | +6 V                      | Н               | L   | Н               | L   | Clear program address to 0 |
|         |                           | L               | Н   | Н               | Н   | Write mode                 |
|         |                           | L               | L   | н               | н   | Verify mode                |
|         |                           | Н               | ×   | Н               | Н   | Program inhibit mode       |


×: don't care (L or H)

# 3.2 Program Memory Writing Procedure

The program memory is written at high speed in the following procedure.

- (1) Pull down the pins not used to GND via resistor. Keep the CLK pin low.
- (2) Supply 5 V to the V\_DD pin. Keep the V\_PP pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10  $\mu$ s.
- (4) Wait for 2 ms until oscillation of the clock connected across the OSCIN and OSCOUT pins stabilizes.
- (5) Set the program memory address 0 clear mode by using the mode setting pins.
- (6) Supply 6 V to VDD and 12.5 V to VPP.
- (7) Set the program inhibit mode.
- (8) Write data to the program memory in the 1-ms write mode.
- (9) Set the program inhibit mode.
- (10) Set the verify mode. If the data have been written to the program memory, proceed to (11). If not, repeat steps (8) through (10).
- (11) Additional writing of (number of times of writing in (8) through (10): X)  $\times$  1 ms.
- (12) Set the program inhibit mode.
- (13) Input a pulse to the CLK pin four times to update the program memory address (+1).
- (14) Repeat steps (8) through (13) up to the last address.
- (15) Set the 0 clear mode of the program memory address.
- (16) Change the voltages on the  $V_{\text{DD}}$  and  $V_{\text{PP}}$  pins to 5 V.
- (17) Turn off power.


The following figure illustrates steps (2) through (13) above.



# 3.3 Program Memory Reading Procedure

- (1) Pull down the pins not used to GND via resistor. Keep the CLK pin low.
- (2) Supply 5 V to the VDD pin. Keep the VPP pin low.
- (3) Supply 5 V to the VPP pin after waiting for 10  $\mu$ s.
- (4) Wait for 2 ms until oscillation of the clock connected across the OSCIN and OSCOUT pins stabilizes.
- (5) Set the program memory address 0 clear mode by using the mode setting pins.
- (6) Supply 6 V to VDD and 12.5 V to VPP.
- (7) Set the program inhibit mode.
- (8) Set the verify mode. Data of each address is output sequentially each time the clock pulse is input to the CLK pin four times.
- (9) Set the program inhibit mode.
- (10) Set the program memory address 0 clear mode.
- (11) Change the voltage on the  $V_{\text{DD}}$  and  $V_{\text{PP}}$  pins to 5 V.
- (12) Turn off power.

The following figure illustrates steps (2) through (10) above.



# 4. ELECTRICAL SPECIFICATIONS

# Absolute Maximum Ratings (T<sub>A</sub> = +25 °C)

| Parameter                        | Symbol              | Test Conditior             | IS         | Rating            | Unit |
|----------------------------------|---------------------|----------------------------|------------|-------------------|------|
| Power supply voltage             | Vdd                 |                            |            |                   | V    |
|                                  | Vpp                 |                            |            | -0.3 to +13.5     | V    |
| Input voltage                    | Vi                  | KI/O, KI, So, S1, RESET    |            | -0.3 to VDD + 0.3 | V    |
| Output voltage                   | Vo                  |                            |            | -0.3 to VDD + 0.3 | V    |
| High-level output current        | IOH <sup>Note</sup> | REM                        | Peak value | -30               | mA   |
|                                  |                     |                            | rms        | -20               | mA   |
|                                  |                     | LED                        | Peak value | -7.5              | mA   |
|                                  |                     |                            | rms        | -5                | mA   |
|                                  |                     | One Ki/o pin               | Peak value | -13.5             | mA   |
|                                  |                     |                            | rms        | -9                | mA   |
|                                  |                     | Total of LED and Ki/o pins | Peak value | -18               | mA   |
|                                  |                     |                            | rms        | -12               | mA   |
| Low-level output current         | IoL <sup>Note</sup> | REM                        | Peak value | 7.5               | mA   |
|                                  |                     |                            | rms        | 5                 | mA   |
|                                  |                     | LED                        | Peak value | 7.5               | mA   |
|                                  |                     |                            | rms        | 5                 | mA   |
| Operating ambient<br>temperature | TA                  |                            |            | -40 to +85        | °C   |
| Storage temperature              | Tstg                |                            |            | -65 to +150       | °C   |

**Note** Work out the rms with:  $[rms] = [Peak value] \times \sqrt{Duty}$ .

Caution Product quality may suffer if the absolute rating is exceeded for any parameter, even momentarily. In other words, an absolute maxumum rating is a value at which the possibility of psysical damage to the product cannnot be ruled out. Care must therefore be taken to ensure that the these ratings are not exceeded during use of the product.

#### Recommended Power Supply Voltage Range ( $T_A = -40$ to +85 °C)

| Parameter            | Symbol | Test Conditions                         | MIN. | TYP. | MAX. | Unit |
|----------------------|--------|---|------|------|------|------|
| Power supply voltage | Vdd    | fosc = 300 to 500 kHz                   | 2.2  | 3.0  | 3.6  | V    |
|                      |        | fosc = 500 kHz to 1 MHz <sup>Note</sup> | 2.2  | 3.0  | 3.6  | V    |

**Note** It is necessary to design the application circuit so that the RESET pin goes low when the supply voltage is less than 2.2 V.

| Parameter                      | Symbol         |                        | Tes    | t Conditions                             | MIN.     | TYP. | MAX.     | Unit |
|--------------------------------|----------------|------------------------|--------|--|----------|------|----------|------|
| High-level input voltage       | VIH1           | RESET                  |        |  | 0.8 Vdd  |      | Vdd      | V    |
|                                | VIH2           | Kı/o                   |        |  | 0.65 Vdd |      | Vdd      | V    |
|                                | Vінз           | Kı, So, Sı             |        |  | 0.65 Vdd |      | Vdd      | V    |
| Low-level input voltage        | VIL1           | RESET                  |        |  | 0        |      | 0.2 Vdd  | V    |
|                                | VIL2           | Kı/o                   |        |  | 0        |      | 0.3 Vdd  | V    |
|                                | VIL3           | Kı, So, Sı             |        |  | 0        |      | 0.15 Vdd | V    |
| High-level input               | Ilh1           | Kı                     |        |  |          |      | 3        | μΑ   |
| leakage current                |                | $V_{I} = V_{DD}, pull$ | -down  | resistor not incorporated                |          |      |          |      |
|                                | ILH2           | S0, S1                 |        |  |          |      | 3        | μΑ   |
|                                |                | · · ·                  |        | resistor not incorporated                |          |      |          |      |
| Low-level input leakage        |                | Kı Vı = 0              |        |  |          |      | -3       | μΑ   |
| current                        | IUL2           | Ki/o Vi =              | 0 V    |  |          |      | -3       | μΑ   |
|                                | IUL3           | $S_0, S_1  V_1 = 0$    | 0 V    |  |          |      | -3       | μΑ   |
| High-level output voltage      | Vон1           | REM, LED, K            | (1/0   | Іон = -0.3 mA                            | 0.8 Vdd  |      |          | V    |
| Low-level output voltage       | Vol1           | REM, LED               |        | lo∟ = 0.3 mA                             |          |      | 0.3      | V    |
|                                | Vol2           | Kı/o                   |        | loι = 15 μA                              |          |      | 0.4      | V    |
| High-level output current      | Іон1           | REM                    |        | $V_{DD} = 3.0 V, V_{OH} = 1.0 V$         | -5       | -9   |          | mA   |
|                                | Іон2           | Kı/o                   |        | $V_{DD} = 3.0 V, V_{OH} = 2.2 V$         | -2.5     | -5   |          | mA   |
| Low-level output current       | IOL1           | Kı/o                   |        | $V_{DD} = 3.0 V, V_{OL} = 0.4 V$         | 30       | 70   |          | μΑ   |
|                                |                |                        |        | $V_{DD} = 3.0 V, V_{OL} = 2.2 V$         | 100      | 220  |          | μΑ   |
| Built-in pull-up resistor      | R1             | RESET                  |        |  | 25       | 50   | 100      | kΩ   |
| Built-in pull-down resistor    | R <sub>2</sub> | RESET                  |        |  | 2.5      | 5    | 15       | kΩ   |
|                                | R₃             | Kı, So, Sı             |        |  | 75       | 150  | 300      | kΩ   |
|                                | R4             | Kı/o                   |        |  | 130      | 250  | 500      | kΩ   |
| Data hold power supply voltage | Vdddr          | In STOP mod            | de     |  | 1.2      |      | 3.6      | V    |
| Supply current <sup>Note</sup> | IDD1           | Operating              | fosc = | = 1.0 MHz, Vdd = 3 V $\pm$ 10 %          |          | 0.6  | 1.2      | mA   |
|                                |                | mode                   | fosc = | = 455 kHz, Vdd = 3 V $\pm$ 10 %          |          | 0.5  | 1.0      | mA   |
|                                | IDD2           | HALT mode              | fosc = | = 1.0 MHz, Vdd = 3 V $\pm$ 10 %          |          | 0.5  | 1.0      | mA   |
|                                |                |                        | fosc = | = 455 kHz, Vdd = 3 V $\pm$ 10 %          |          | 0.4  | 0.8      | mA   |
|                                | Іддз           | STOP mode              | Vdd =  | = 3 V ± 10 %                             |          | 1.0  | 8.0      | μA   |
|                                |                |                        | Vdd =  | = 3 V $\pm$ 10 %, T <sub>A</sub> = 25 °C |          | 1.0  | 2.0      | μA   |

# DC Characteristics (TA = -40 to +85 $^{\circ}$ C, VDD = 2.2 to 3.6 V)

**Note** The POC circuit current and the current flowing in the built-in pull-up resistor are not included.

AC Characteristics (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.2 to 3.6 V)

| Parameter                   | Symbol | Test Conditions             |           | MIN.   | TYP. | MAX. | Unit |
|-----------------------------|--------|-----------------------------|-----------|--------|------|------|------|
| Instruction execution time  | tcy    |                             |           | 15.9   |      | 27   | μs   |
|                             |        | Note 1                      |           | 7.9    |      | 27   | μs   |
| K1, S0, S1 high-level width | tн     |                             |           |        |      |      | μs   |
|                             |        | When canceling standby mode | HALT mode | 10     |      |      | μs   |
|                             |        |                             | STOP mode | Note 2 |      |      | μs   |
| RESET low-level width       | trsl   |                             |           | 10     |      |      | μs   |

**Notes 1.** When using at fosc = 500 kHz or higher, it is necessary to design the application circuit so that the RESET pin goes low when the supply voltage is less than 2.2 V.

**2.** 10 + 260/fosc

Remark tcy = 8/fosc (fosc: System clock oscillator frequency)

### POC Circuit<sup>Note 1</sup> (T<sub>A</sub> = -20 to +70 °C)

| Parameter                  | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------------|--------|-----------------|------|------|------|------|
| POC-detected voltageNote 2 | VPOC   |                 | 1.8  | 2.0  | 2.2  | V    |
| POC circuit current        | Ірос   |                 |      | 1.2  | 1.5  | μA   |

Notes 1. Operates effectively under the conditions of fosc = 300 to 500 kHz.

 Refers to the voltage with which the POC circuit cancels an internal reset. If VPOC < VDD, the internal reset is canceled.

From the time of  $V_{POC} \ge V_{DD}$  until the internal reset takes effect, lag of up to 1 ms occurs. When the period of  $V_{POC} \ge V_{DD}$  lasts less than 1 ms, the internal reset may not take effect.

## System Clock Oscillator Characteristics ( $T_A = -40$ to +85 °C, $V_{DD} = 2.2$ to 3.6 V)


| Parameter            | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|----------------------|--------|-----------------|------|------|------|------|
| Oscillator frequency | fosc   |                 | 300  | 455  | 500  | kHz  |
|                      |        | Note            | 300  | 455  | 1000 | kHz  |

**Note** When using at fosc = 500 kHz or higher, it is necessary to design the application circuit so that the RESET pin goes low when the supply voltage is less than 2.2 V.

#### Recommended Oscillator Constant (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.2 to 3.6 V)

| Parameter                            | Symbol | Test Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------------------|--------|-----------------|------|------|------|------|
| Capacity of oscillation<br>capacitor | С      |                 | 22   | 27   | 33   | pF   |
| Oscillation resistance               | R      |                 |      | 47   |      | kΩ   |

#### An external circuit example



# PROM Programming Mode

# DC Programming Characteristics (TA = 25 °C, VDD = 6.0 $\pm$ 0.25 V, VPP = 12.5 $\pm$ 0.3 V)

| Parameter                 | Symbol | Test Conditions          | MIN.    | TYP. | MAX.    | Unit |
|---------------------------|--------|--------------------------|---------|------|---------|------|
| High-level input voltage  | VIH1   | Other than CLK 0.7 VDD   |         |      | Vdd     | V    |
|                           | VIH2   | CLK                      | Vdd-0.5 |      | Vdd     | V    |
| Low-level input voltage   | VIL1   | Other than CLK           | 0       |      | 0.3 Vdd | V    |
|                           | VIL2   | CLK                      | 0       |      | 0.4     | V    |
| Input leakage current     | lu     | VIN = VIL OR VIH         |         |      | 10      | μA   |
| High-level output voltage | Vон    | Іон = -1 mA              | Vdd-1.0 |      |         | V    |
| Low-level output voltage  | Vol    | IoL = 1.6 mA             |         |      | 0.4     | V    |
| VDD supply current        | loo    |                          |         |      | 30      | mA   |
| VPP supply current        | IPP    | $MD_0 = VIL, MD_1 = VIH$ |         |      | 30      | mA   |

Cautions 1. Keep VPP to within +13.5 V including overshoot.

2. Apply VDD before VPP and turns it off after VPP.

| Parameter   | Symbol           | Note1       | Test Conditions             | MIN.  | TYP. | MAX. | Unit |
|---|------------------|-------------|-----------------------------|-------|------|------|------|
| Address setup time <sup>Note 2</sup> (vs. MD₀↓)                   | tas              | tas         |                             | 2     |      |      | μs   |
| MD₁ setup time (vs. MD₀↓)   | t <sub>M1S</sub> | toes        |                             | 2     |      |      | μs   |
| Data setup time (vs. MD₀↓)  | tos              | tos         |                             | 2     |      |      | μs   |
| Address hold time <sup>Note 2</sup> (vs. MD₀↑)                    | tан              | tан         |                             | 2     |      |      | μs   |
| Data hold time (vs. MD₀↑)   | tон              | tон         |                             | 2     |      |      | μs   |
| $MD_0\uparrow \rightarrow$ data output float delay time           | <b>t</b> DF      | <b>t</b> DF |                             | 0     |      | 130  | ns   |
| V <sub>PP</sub> setup time (vs. MD₃↑)                             | tvps             | tvps        |                             | 2     |      |      | μs   |
| V <sub>DD</sub> setup time (vs. MD₃↑)                             | tvds             | tvcs        |                             | 2     |      |      | μs   |
| Initial program pulse width                                       | tpw              | tew         |                             | 0.95  | 1.0  | 1.05 | ms   |
| Additional program pulse width                                    | topw             | topw        |                             | 0.95  |      | 21.0 | ms   |
| MD₀ setup time (vs. MD₁↑)   | tмos             | tces        |                             | 2     |      |      | μs   |
| $MD_0 \downarrow \rightarrow$ data output delay time              | tov              | tov         | MD0 = MD1 = VIL             |       |      | 1    | μs   |
| MD₁ hold time (vs. MD₀↑)  | tм1н             | tоен        | tм1н+tм1r ≥ 50 <i>µ</i> s   | 2     |      |      | μs   |
| MD <sub>1</sub> recovery time (vs. MD <sub>0</sub> $\downarrow$ ) | t <sub>M1R</sub> | tor         |                             | 2     |      |      | μs   |
| Program counter reset time  | <b>t</b> PCR     | -           |                             | 10    |      |      | μs   |
| CLK input high-, low-level width                                  | tхн, txL         | -           |                             | 0.125 |      |      | μs   |
| CLK input frequency   | fx               | -           |                             |       |      | 8    | MHz  |
| Initial mode set time   | tı               | -           |                             | 2     |      |      | μs   |
| MD₃ setup time (vs. MD₁↑)   | tмзs             | _           |                             | 2     |      |      | μs   |
| MD₃ hold time (vs. MD₁↓)  | tмзн             | -           |                             | 2     |      |      | μs   |
| MD₃ setup time (vs. MD₀↓)   | tмзsr            | -           | When program memory is read | 2     |      |      | μs   |
| Address <sup>Note 2</sup> $\rightarrow$ data output delay time    | toad             | tacc        | When program memory is read |       |      | 2    | μs   |
| Address <sup>Note 2</sup> $\rightarrow$ data output hold time     | <b>t</b> HAD     | tон         | When program memory is read | 0     |      | 130  | ns   |
| MD₃ hold time (vs. MD₀↑)  | tмзнк            | _           | When program memory is read | 2     |      |      | μs   |
| $MD_3 \downarrow \rightarrow$ data output float delay time        | <b>t</b> dfr     | _           | When program memory is read |       |      | 2    | μs   |
| Reset setup time  | tres             | _           |                             | 10    |      |      | μs   |
| Oscillation stabilization wait timeNote 3                         | twait            | _           |                             | 2     |      |      | ms   |


# AC Programming Characteristics (T\_A = 25 $^\circ\text{C},$ V\_DD = 6.0 $\pm0.25$ V, V\_PP = 12.5 $\pm0.3$ V)

**Notes 1.** Equivalent symbol of the corresponding  $\mu$ PD27C256A (The  $\mu$ PD27C256A is a maintenance product.)


2. The internal address signal is incremented at the falling edge of the third clock of CLK.

3. Connect a resistor (R = 47 k $\Omega$ ) and a capacitor (C = 27 pF) between the OSC<sub>IN</sub> and OSC<sub>OUT</sub> pins.


# **Program Memory Write Timing**




# **Program Memory Read Timing**





# 5. CHARACTERISTIC CURVE (REFERENCE VALUES)




Low-level output voltage VoL [V]










# 6. APPLIED CIRCUIT EXAMPLE


# Example of Application to System

• Remote-control transmitter (40 keys; mode selection switch accommodated)



 $8 \times 5 = 40$  keys

• Remote-control transmitter (48 keys accommodated)




**Remark** When the POC circuit is used effectively, it is not necessary to connect the capacitor enclosed in the dotted lines.

# 7. PACKAGE DRAWINGS

(1) *µ*PD66P04BGS


# 20 PIN PLASTIC SOP (300 mil)




NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

detail of lead end






| ITEM | MILLIMETERS              | INCHES                           |
|------|--------------------------|----------------------------------|
| А    | 12.7±0.3                 | 0.500±0.012                      |
| В    | 0.78 MAX.                | 0.031 MAX.                       |
| С    | 1.27 (T.P.)              | 0.050 (T.P.)                     |
| D    | $0.42^{+0.08}_{-0.07}$   | $0.017\substack{+0.003\\-0.004}$ |
| E    | 0.1±0.1                  | 0.004±0.004                      |
| F    | 1.8 MAX.                 | 0.071 MAX.                       |
| G    | 1.55±0.05                | 0.061±0.002                      |
| Н    | 7.7±0.3                  | 0.303±0.012                      |
| I    | 5.6±0.2                  | $0.220^{+0.009}_{-0.008}$        |
| J    | 1.1                      | 0.043                            |
| к    | $0.22^{+0.08}_{-0.07}$   | $0.009^{+0.003}_{-0.004}$        |
| L    | 0.6±0.2                  | $0.024^{+0.008}_{-0.009}$        |
| М    | 0.12                     | 0.005                            |
| Ν    | 0.10                     | 0.004                            |
| Р    | 3° <sup>+7°</sup><br>-3° | 3° <sup>+7°</sup><br>-3°         |


P20GM-50-300B, C-5


(2)  $\mu$ PD66P04BGS-GJG


# 20 PIN PLASTIC SHRINK SOP (300 mil)



detail of lead end







#### NOTE

1. Controlling dimension — millimeter.

2. Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS              | INCHES                    |
|------|--------------------------|---------------------------|
| А    | 6.7±0.3                  | $0.264^{+0.012}_{-0.013}$ |
| В    | 0.575 MAX.               | 0.023 MAX.                |
| С    | 0.65 (T.P.)              | 0.026 (T.P.)              |
| D    | $0.32^{+0.08}_{-0.07}$   | $0.013^{+0.003}_{-0.004}$ |
| Е    | 0.125±0.075              | 0.005±0.003               |
| F    | 2.0 MAX.                 | 0.079 MAX.                |
| G    | 1.7±0.1                  | $0.067^{+0.004}_{-0.005}$ |
| Н    | 8.1±0.3                  | 0.319±0.012               |
| I    | 6.1±0.2                  | 0.240±0.008               |
| J    | 1.0±0.2                  | $0.039^{+0.009}_{-0.008}$ |
| к    | $0.15_{-0.05}^{+0.10}$   | $0.006^{+0.004}_{-0.002}$ |
| L    | 0.5±0.2                  | $0.020^{+0.008}_{-0.009}$ |
| М    | 0.12                     | 0.005                     |
| Ν    | 0.10                     | 0.004                     |
| Р    | 3° <sup>+7°</sup><br>-3° | 3° <sup>+7°</sup><br>-3°  |
|      | -                        | 2000M CE 2000 2           |

P20GM-65-300B-3

# 8. RECOMMENDED SOLDERING CONDITIONS

Carry out the soldered packaging of this product under the following recommended conditions.

For details of the soldering conditions, refer to information material **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than the recommended conditions, please consult one of our NEC sales representatives.

#### Table 8-1. Soldering Conditions for Surface-Mount Type

#### $\mu$ PD66P04BGS : 20-pin plastic SOP (300 mil)

#### ★ µPD66P04BGS-GJG: 20-pin plastic SSOP (300 mil)

| Soldering Method | Soldering Condition  | Recommended<br>Condition Symbol |
|------------------|--|---------------------------------|
| Infrared reflow  | Package peak temperature: 235 °C, Time: 30 secs. max. (210 °C min.),<br>Number of times: Twice max.  | IR35-00-2                       |
| VPS              | Package peak temperature: 215 °C, Time: 40 secs. max. (200 °C min.),<br>Number of times: Twice max.  | VP15-00-2                       |
| Wave soldering   | Solder bath temperature: 260 °C max., Time: 10 secs. max.,<br>Number of times: once, Preheating temperature: 120 °C max. (package<br>surface temperature.) | WS60-00-1                       |
| Partial heating  | Pin temperature: 300 °C or less ; time: 3 secs or less (for each side of the device)   | _                               |

Caution Do not use two or more soldering methods in combination (except partial heating).

+

# APPENDIX A. DEVELOPMENT TOOLS

A PROM programmer, program adapter, and emulator are provided for the  $\mu$ PD66P04B.

#### Hardware

 PROM programmer (AF-9704<sup>Note</sup>, AF-9705<sup>Note</sup>, AF-9706<sup>Note</sup>) This PROM programmer supports the μPD66P04B.
 By connecting a program adapter to this PROM programmer, the μPD66P04B can be programmed.

Note These are products of Ando Electric. For details, consult Ando Electric (03-3733-1163).

# • **Program adapter (PA-61P34, PA-61P34BMC)** It is used to program the μPD66P04B in combination with AF-9704, AF-9705, or AF-9706.

#### • Emulator (EB-6133<sup>Note</sup>)

It is used to emulate the  $\mu$ PD66P04B.

**Note** This is a product of Naito Densei Machida Mfg. Co., Ltd. For details, consult Naito Densei Machida Mfg. Co., Ltd. (044-822-3813).

### Software

#### • Assembler (AS6133)

• This is a development tool for remote control transmitter software.

#### Part Number List of AS6133


| Host Machine                      | OS   | Supply Medium | Part Number  |
|-----------------------------------|--|---------------|--------------|
| PC-9800 series                    | MS-DOS <sup>™</sup> (Ver. 5.0 to Ver. 6.2) | 3.5-inch 2HD  | μS5A13AS6133 |
| (CPU: 80386 or more)              |  |               |              |
| IBM PC/AT <sup>™</sup> compatible | MS-DOS (Ver. 6.0 to Ver. 6.22)             | 3.5-inch 2HC  | μS7B13AS6133 |
|                                   | PC DOS <sup>™</sup> (Ver. 6.1 to Ver. 6.3) |               |              |

# Caution Although Ver.5.0 or later has a task swap function, this function cannot be used with this software.

# APPENDIX B. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT (in the case of NEC transmission format in command one-shot transmission mode)


Caution When using the NEC transmission format, please apply for a custom code at NEC.

(1) REM output waveform (From <2> on, the output is made only when the key is kept pressed.)




**Remark** If the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (LED) can be reduced by sending the reader code and the stop bit from the second time.


# (2) Enlarged waveform of <1>




# (3) Enlarged waveform of <3>




# (4) Enlarged waveform of <2>



# (5) Carrier waveform (Enlarged waveform of each code's high period)



(6) Bit array of each code



Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, not only fully decode (make sure to check Data Code as well) the total 32 bits of the 16-bit custom codes (Custom Code, Custom Code') and the 16-bit data codes (Data Code, Data Code) but also check to make sure that no signals are present. [MEMO]

[MEMO]

# - NOTES FOR CMOS DEVICES -

# **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

# **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

| NEC Electronics Inc. (U.S.) |
|-----------------------------|
| Santa Clara, California     |
| Tel: 408-588-6000           |
| 800-366-9782                |
| Fax: 408-588-6130           |
| 800-729-9288                |

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

#### **NEC Electronics (UK) Ltd.** Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.l. Milano, Italy

Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1

# MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/ or other countries.

# PC/AT and PC DOS are trademarks of IBM Corp.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
   "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a
   customer designated "quality assurance program" for a specific application. The recommended applications of
   a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device
   before using it in a particular application.
  - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.