March 1995 Revised April 1999

# FAIRCHILD

SEMICONDUCTOR

# 74LCX16500 Low Voltage 18-Bit Universal Bus Transceivers with 5V Tolerant Inputs and Outputs

### **General Description**

These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

The LCX16500 is designed for low voltage (2.5V or 3.3V)  $\rm V_{CC}$  applications with the capability of interfacing to a 5V signal environment.

The LCX16500 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power.

### Features

- 5V tolerant inputs and outputs
- 2.3V–3.6V V<sub>CC</sub> specifications provided
- 6.0 ns  $t_{PD}$  max (V<sub>CC</sub> = 3.3V), 20  $\mu$ A I<sub>CC</sub> max
- Power down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\pm$ 24 mA output drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance: Human body model > 2000V
  - Machine model > 200V

Note 1: To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{CC}$  and OE tied to GND through a resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver.

### **Ordering Code:**

Order Number	Package Number	Package Description
74LCX16500MEA	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74LCX16500MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

© 1999 Fairchild Semiconductor Corporation DS012407.prf

### **Connection Diagram**

	agia		
		/	
OEAB -	1	56	GND
LEAB	2	55	- CLKAB
A1-	3	54	— B <sub>1</sub>
GND -	4	53	- GND
A2 -	5	52	— B <sub>2</sub>
A3 —	6	51	— B <sub>3</sub>
v <sub>cc</sub> —	7	50	- v <sub>cc</sub>
A4	8	49	— 8 <sub>4</sub>
A5 -	9	48	— B <sub>S</sub>
A6 —	10	47	— B <sub>6</sub>
GND —	11	46	GND
A7 -	12	45	— B <sub>7</sub>
A8 -	13	4.4	— ө <sub>в</sub>
A9 —	14	43	— B <sub>9</sub>
A <sub>10</sub> —	15	42	- B <sub>10</sub>
A <sub>1.1</sub>	16	41	- B <sub>11</sub>
A <sub>12</sub> -	17	40	— B <sub>12</sub>
GND —	18	39	- GND
A <sub>13</sub> -	19	38	- B <sub>13</sub>
A14 -	20	37	- B <sub>14</sub>
A <sub>15</sub> -	21	36	— B <sub>15</sub>
ν <sub>cc</sub> —	22	35	- v <sub>cc</sub>
A16	23	34	- B <sub>16</sub>
A <sub>17</sub> —	24	33	- B <sub>17</sub>
GND —	25	32	- GND
A <sub>18</sub> -	26	31	— B <sub>18</sub>
OEBA -	27	30	CLKBA
LEBA —	28	29	- GND

## Truth Table (Note 2)

	Inp	uts		Output
OEAB	LEAB	CLKAB	A <sub>n</sub>	B <sub>n</sub>
L	Х	Х	Х	Z
н	н	Х	L	L
н	Н	Х	Н	н
н	L	$\downarrow$	L	L
н	L	$\downarrow$	н	н
н	L	н	Х	B <sub>0</sub> (Note 3)
н	L	L	Х	B <sub>0</sub> (Note 4)

Note 2: A-to-B data flow is shown: B-to-A flow is similar but uses  $\overline{\text{OEBA}},$  LEBA, and  $\overline{\text{OLKBA}}.$ 


Note 3: Output level before the indicated steady-state input conditions were established.

Note 4: Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.

### **Functional Description**

For A-to-B data flow, the LCX16500 operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. Output-enable OEAB is active-HIGH. When OEAB is HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high impedance state.

Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active HIGH and OEBA is active LOW).



www.fairchildsemi.com

Symbol	Parameter	Value	Conditions	Units	
V <sub>CC</sub>	Supply Voltage	-0.5 to +7.0		V	
VI	DC Input Voltage	-0.5 to +7.0		V	
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V	
		-0.5 to V <sub>CC</sub> + 0.5	Output in HIGH or LOW State (Note 6)	v	
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA	
I <sub>OK</sub>	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA	
		+50	$V_{O} > V_{CC}$	mA	
I <sub>O</sub>	DC Output Source/Sink Current	±50		mA	
I <sub>CC</sub>	DC Supply Current per Supply Pin	±100		mA	
I <sub>GND</sub>	DC Ground Current per Ground Pin	±100		mA	
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C	

# Recommended Operating Conditions (Note 7)

Symbol	Parameter		Min	Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	v
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	v
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 3.0V - 3.6V$ $V_{CC} = 2.7V - 3.0V$ $V_{CC} = 2.3V - 2.7V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
$\Delta t / \Delta V$	Input Edge Rate, $V_{IN} = 0.8V-2.0V$ , $V_{CC} = 3.0V$		0	10	ns/V

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6:  $\mathrm{I}_{\mathrm{O}}$  Absolute Maximum Rating must be observed.

Note 7: Unused (inputs or I/O's) must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol	i alameter	Conditions	(V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
			2.7 - 3.6	2.0		v
/ <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
			2.7 - 3.6		0.8	v
V <sub>он</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	2.3 - 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -8 mA	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		I <sub>OH</sub> = -18 mA	3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	2.3 - 3.6		0.2	
		I <sub>OL</sub> = 8 mA	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
1	Input Leakage Current	$0 \le V_I \le 5.5V$	2.3 - 3.6		±5.0	μΑ
OZ	3-STATE I/O Leakage	$0 \le V_O \le 5.5V$	2.3 - 3.6		±5.0	μA
		$V_I = V_{IH} \text{ or } V_{IL}$				μΛ
OFF	Power-Off Leakage Current	$V_1 \text{ or } V_0 = 5.5 \text{V}$	0		10	μA

# 74LCX16500

# DC Electrical Characteristics (Continued)

	Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = -40°0	C to +85°C	Units
í	Cymbol	i ulunotoi	Conditions	(V)	Min	Мах	onno
	I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		20	μA
			$3.6V \le V_I, V_O \le 5.5V$ (Note 8)	2.3 – 3.6		±20	μι
	$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	2.3 – 3.6		500	μΑ

Note 8: Outputs disabled or 3-STATE only.

# **AC Electrical Characteristics**

			TA	= −40°C to +	85°C, R <sub>L</sub> = 50	Ω 00		
Cumhal	Parameter	$V_{CC}=3.3V\pm0.3V$ $C_L=50~\text{pF}$		V <sub>CC</sub> = 2.7V C <sub>L</sub> = 50 pF		$V_{CC} = 2.5V \pm 0.2V$ $C_L = 30 \text{ pF}$		Units
Symbol								
		Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	170						MHz
t <sub>PHL</sub>	Propagation Delay	1.5	6.0	1.5	7.0	1.5	7.2	
t <sub>PLH</sub>	Bus to Bus	1.5	6.0	1.5	7.0	1.5	7.2	ns
t <sub>PHL</sub>	Propagation Delay	1.5	6.7	1.5	8.0	1.5	8.4	ns
t <sub>PLH</sub>	Clock to Bus	1.5	6.7	1.5	8.0	1.5	8.4	115
t <sub>PHL</sub>	Propagation Delay	1.5	7.0	1.5	8.0	1.5	8.4	ns
t <sub>PLH</sub>	LE to Bus	1.5	7.0	1.5	8.0	1.5	8.4	115
t <sub>PZL</sub>	Output Enable Time	1.5	7.2	1.5	8.2	1.5	9.4	
t <sub>PZH</sub>		1.5	7.2	1.5	8.2	1.5	9.4	ns
t <sub>PLZ</sub>	Output Disable Time	1.5	7.0	1.5	8.0	1.5	8.4	
t <sub>PHZ</sub>		1.5	7.0	1.5	8.0	1.5	8.4	ns
t <sub>S</sub>	Setup Time	2.5		2.5		3.0		ns
t <sub>H</sub>	Hold Time	1.5		1.5		2.0		ns
t <sub>W</sub>	Pulse Width	3.0		3.0		3.5		ns
t <sub>OSHL</sub>	Output to Output Skew	İ	1.0			1		
toslh	(Note 9)		1.0					ns


specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>), or LOW-to-HIGH (t<sub>OSLH</sub>).

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C Typical	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_{L} = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	0.6	v
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, \text{ V}_{IH} = 2.5 \text{V}, \text{ V}_{IL} = 0 \text{V}$	2.5	-0.6	v

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = Open, V_I = 0V \text{ or } V_{CC}$	7	pF
C <sub>I/O</sub>	Input/Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC}$ = 3.3V, $V_I$ = 0V or $V_{CC}$ , f = 10 MHz	20	pF



www.fairchildsemi.com

