

## CMOS 4-bit 1 Chip Microcomputer

Piggyback type

**Description**

CXP5050 is a CMOS 4-bit 1 chip microcomputer of piggyback/evaluator combined type which has been developed for functional evaluation of the CXP5056/5058.

**Features**

- It has compatibility of the instructions, functions, and pins with those of the CXP5056/5058.
- Instruction cycle 3.8  $\mu$ s / 4.19MHz  
1.9  $\mu$ s / 4.19MHz  
(High speed version)
- ROM capacity Maximum 8K bytes  
(EPROM 27C64 LCC)
- RAM capacity 384  $\times$  4 bits
- 43 general purpose I/O ports
- Fluorescent display tube controller/driver  
(Ables to display maximum 256 segments)
  - 1 to 16 digits dynamic scan display
  - Page mode/variable mode
  - Dimmer function
  - High tension proof output (40V)
  - Selection possible for incorporating pull-down resistance (mask option)
- 14-bit PWM output for D/A conversion
- Remote control receiving circuit
- 3-bit A/D converter
- 32kHz timer/event counter
- 8-bit/4-bit variable serial I/O
- 8-bit timer, 8-bit timer/event counter and 18-bit time base timer, independently controlled
- Arithmetic and logical operations possible between the entire RAM area, I/O area and the accumulator by means of memory mapped I/O
- Reference to the entire ROM area is possible with the table look-up instruction
- 2 kinds of power down modes of sleep and stop
- Power on reset circuit (mask option)
- 80 pin ceramic QFP


**Note)** Mask options are determined according to the CXP5050 category.  
For details refer to the product list.

**Structure**


Silicon gate CMOS IC

**Package Outline**

Unit : mm



## Block Diagram



### Pin Configuration Diagram (Top View)


**Note 1)** PESEL pin is the select pin for piggyback/EVA modes.

When PESEL pin is switched to V<sub>ss</sub>, the socket pin on the package upper part turns to piggyback mode and becomes the connecting pin to EPROM.

When PESEL pin is switched to V<sub>DD</sub>, the socket pin turns to EVA mode and becomes the connecting pin to the development tool.

For the connection to the development tool, the usage of EVA CAP-2 automatically produces EVA mode.

**2)** Do not make any connections to NC pins.



**Absolute Maximum Ratings** $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$ ,  $V_{ss} = 0\text{V}$ 

Item	Symbol	Rating	Unit	Remarks
Power supply voltage	$V_{DD}$	-0.3 to +7.0	V	
Input voltage	$V_{IN}$	-0.3 to +7.0 <sup>*1</sup>	V	
Output voltage	$V_{OUT}$	-0.3 to +7.0 <sup>*1</sup>	V	
Display output voltage	$V_{OD}$	$V_{DD} - 40$ to $V_{DD} + 0.3$	V	As P channel transistor is open drain, $V_{DD}$ voltage is determined as standard.
High level output current	$I_{OH}$	-5	mA	Other than display output pins <sup>*2</sup> : per pin
	$I_{ODH1}$	-15	mA	Display output S0 to S15 : per pin
	$I_{ODH2}$	-35	mA	Display output T0 to T7, T8/S23 to T15/S16 : per pin
High level total output current	$\Sigma I_{OH}$	-40	mA	Total of other than display output pins
	$\Sigma I_{ODH}$	-100	mA	Total of display output pins
Low level output current	$I_{OL}$	15	mA	Port 1 pin
	$I_{OLC}$	20	mA	High current port pin <sup>*3</sup>
Low level total output current	$\Sigma I_{OL}$	100	mA	Entire pin total
Operating temperature	$T_{opr}$	-20 to +75	°C	
Storage temperature	$T_{stg}$	-55 to +150	°C	
Allowable power dissipation	$P_D$	600	mW	QFP

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operation conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

\*1)  $V_{IN}$  and  $V_{OUT}$  should not exceed  $V_{DD} + 0.3\text{V}$ .

\*2) Specifies the output current of the general purpose I/O port PA to PF, PY0 and PY1.

\*3) The high current operation transistors are the N-CH transistors of the PC and PD ports.

**Recommended Operating Condition** $V_{ss} = 0\text{V}$ 

Item	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	$V_{DD}$	4.5	5.5	V	Guaranteed range during operation
		3.5	5.5	V	Guaranteed data hold operation range during STOP
High level input voltage	$V_{IH}$	$0.7V_{DD}$	$V_{DD}$	V	
	$V_{IHS}$	$0.8V_{DD}$	$V_{DD}$	V	Hysteresis input <sup>*1</sup>
	$V_{IHEX}$	$V_{DD} - 0.4$	$V_{DD} + 0.3$	V	EXTAL pin <sup>*2</sup>
Low level input voltage	$V_{IL}$	0	$0.3V_{DD}$	V	
	$V_{ILS}$	0	$0.2V_{DD}$	V	Hysteresis input <sup>*1</sup>
	$V_{ILEX}$	-0.3	0.4	V	EXTAL pin <sup>*2</sup>
Operating temperature	$T_{opr}$	-20	+75	°C	

\*1) The TEX pin when the counter mode is selected by each of INT, PX0, PX2, PY2, PY3, RST pins and mask option.

\*2) Specified only during external clock input.

**Electrical Characteristics****DC characteristics**

Ta = - 20 °C to + 75 °C, Vss = 0V

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	V <sub>OH</sub>	PA to PF, PI PX0, PX1 PY0, PY1 RST (V <sub>OL</sub> only)	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = - 0.5mA	4.0			V
			V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = - 1.2mA	3.5			V
Low level output voltage	V <sub>OL</sub>	PC, PD	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA			0.6	V
Input current	I <sub>IHE</sub>	EXTAL	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.5		40	μA
	I <sub>ILE</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	- 0.5		- 40	μA
	I <sub>IHT</sub>	TEX* <sup>3</sup>	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.1		10	μA
	I <sub>ILT</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	- 0.1		- 10	μA
	I <sub>ILR</sub>	RST * <sup>2</sup>		- 1.5		- 400	μA
High impedance I/O leakage current	I <sub>Iz</sub>	PA to PF, PI PX0 to PX2, PY2, PY3, INT1, RST * <sup>2</sup> , TEX* <sup>3</sup>	V <sub>DD</sub> = 5.5V VI = 0, 5.5V			± 10	μA
Display output current	I <sub>OH</sub>	S0 to S15	V <sub>DD</sub> = 4.5V V <sub>OH</sub> = V <sub>DD</sub> - 2.5V	- 7			mA
		S16/T15 to S23/T8, T0 to T7		- 18			mA
Open drain output leakage current (P-CH Tr OFF in state)	I <sub>OL</sub>	S0 to S15, S16/T15 to S23/T8, T0 to T7	V <sub>DD</sub> = 5.5V V <sub>OL</sub> = V <sub>DD</sub> - 35V			- 20	μA
Pull-down resistance* <sup>1</sup>	R <sub>L</sub>	S0 to S15, S16/T15 to S23/T8, T0 to T7	V <sub>DD</sub> = 5V V <sub>FDP</sub> = V <sub>DD</sub> - 35V	60	100	270	kΩ
Supply current* <sup>5</sup>	I <sub>DD</sub>	V <sub>DD</sub>	Crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 27pF) of V <sub>DD</sub> = 5.5V, 4.19MHz entire output pins open		5 (7)* <sup>4</sup>	15 (20)* <sup>4</sup>	mA
	I <sub>DDSP</sub>		SLEEP mode		3 (5)* <sup>4</sup>	9 (12)* <sup>4</sup>	mA
	I <sub>DOS</sub>		STOP mode V <sub>DD</sub> =3V, 32kHz with T/C		30	200	μA
			V <sub>DD</sub> = 5.5V, 32kHz without T/C (For mask option select counter, Pin is fixed.)			10	μA
Input capacity	C <sub>IN</sub>	S0 to S15, S16/T15 to S23/T8, T0 to T7, V <sub>ss</sub> , Other than V <sub>DD</sub> pins	Clock 1MHz 0V other than the measured pins		10	20	pF

- \*1) In case the incorporated pull-down resistance has been selected with mask option.
- \*2) RST pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when nonresistance is selected.
- \*3) The TEX pin specifies the input current when the 32kHz oscillation is selected by the mask option, and specifies the leak current when the counter mode is specified.
- \*4) Specifies the power supply current of the high speed version.
- \*5) However, except for EPROM power supply current.

## AC Characteristics

### (1) Clock timing

T<sub>a</sub> = -20°C to +75°C, V<sub>DD</sub> = 4.5V to 5.5V, V<sub>SS</sub> = 0V

Item	Symbol	Pin	Condition	Min.	Max.	Unit
System clock frequency	f <sub>c</sub>	XTAL EXTAL	Fig. 1, Fig. 2	1	5	MHz
System clock input pulse width	t <sub>XL</sub> t <sub>XH</sub>	EXTAL	Fig. 1, Fig. 2 (External clock drive)	90		ns
System clock input rising and falling times	t <sub>CR</sub> t <sub>CF</sub>				200	ns
Event count clock input pulse width	t <sub>EL</sub> t <sub>EH</sub>	EC	Fig. 3	t <sub>sys</sub> <sup>*1</sup> +0.05		μs
Event count clock input rising and falling times	t <sub>ER</sub> t <sub>EF</sub>	EC	Fig. 3		20	ms
Event count input clock input pulse width	t <sub>TL</sub> t <sub>TH</sub>	TEX <sup>*2</sup>	Fig. 3	10		μs
Event count input clock rising and falling times	t <sub>TR</sub> t <sub>TF</sub>	TEX <sup>*2</sup>	Fig. 3		20	ms

\*1) t<sub>sys</sub> in the standard version is t<sub>sys</sub> = 16/f<sub>c</sub>  
                           t<sub>sys</sub> in the high speed version is t<sub>sys</sub> = 8/f<sub>c</sub>

\*2) Specified when the counter mode is selected by the mask option.

**Note)** When adjusting the frequency accurately, there may be cases in which they may differ from Fig. 2.




Fig. 1 Clock timing




Fig. 2 Clock applying condition




Fig. 3 Event count clock timing

## (2) Serial transfer

 $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$ ,  $V_{DD} = 4.5\text{V}$  to  $5.5\text{V}$ ,  $V_{SS} = 0\text{V}$ 

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Serial transfer clock ( $\overline{SC}$ ) cycle time	tkcy	$\overline{SC}$	Input mode	$t_{sys}/4 + 1.42$		$\mu\text{s}$
			Output mode	$t_{sys}$		$\mu\text{s}$
Serial transfer clock ( $\overline{SC}$ ) high and low level widths	tkh tkl	$\overline{SC}$	Input mode	$t_{sys}/8 + 0.7$		$\mu\text{s}$
			Output mode	$t_{sys}/2 - 0.1$		$\mu\text{s}$
Serial data input setup time (against $\overline{SC} \uparrow$ )	tsik	SI	$\overline{SC}$ input mode	0.1		$\mu\text{s}$
			$\overline{SC}$ output mode	0.2		$\mu\text{s}$
Serial data input hold time (against $\overline{SC} \uparrow$ )	tksi	SI	$\overline{SC}$ input mode	$t_{sys}/8 + 0.5$		$\mu\text{s}$
			$\overline{SC}$ output mode	0.1		$\mu\text{s}$
Data delay time from $\overline{SC}$ falling	tkso	SO			$t_{sys}/8 + 0.5$	$\mu\text{s}$

Note 1)  $t_{sys}$  in the standard version is  $t_{sys} = 16/f_c$  $t_{sys}$  in the high speed version is  $t_{sys} = 8/f_c$ 2) The Load of data output delay is  $50\text{pF} + 1\text{TTL}$




Fig. 4 Serial transfer timing

## (3) A/D converter

 $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$ ,  $V_{ss} = 0\text{V}$ 

Analog input voltage	Pin	Condition	Digital conversion value
0.0 to 0.33V	AD0 to AD7	$V_{DD} = 5\text{V}$	000
0.82 to 1.29V			001
1.78 to 2.21V			010
2.69 to 3.06V			011
3.56 to 4.06V			100
4.62 to 5.0V			101

**Note)** The digital conversion value are the values when 5DH address of the RAM file in the program are read.

## (4) Power Supply Voltage Detection Reset Function

 $T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C}$ ,  $V_{ss} = 0\text{V}$ 

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Power supply voltage detection reset function of operation voltage range	$V_{LPOP}$	$V_{DD}$	Voltage range allowing system operation	2.5		5.5	V
Power supply voltage drop detection function	$V_{POP}$	$V_{DD}$	When $V_{REF}$ pin voltage is 3.3V Flag set when voltage drops System reset when voltage rises	3.8	4.0	4.2	V

The graph in Fig. 5 shows the relationship between the power supply voltage  $V_{DD}$  and reference voltage  $V_{REF}$  of the power supply voltage detection reset function.

**Note 1)** The graph in Fig. 5 serves as guide to the function operation area obtained using average devices.

Individual adjustment is needed when Zener diodes, etc., are connected to the  $V_{REF}$  pin.

2) At the rising edge of the power supply, the reset function is activated below 4.5V.

As there is no oscillation stabilization time for resets by the power supply voltage reset function, it is necessary that the voltage of the power supply rises to above 4.5V immediately (approx. 30  $\mu\text{s}$ ). Ample consideration is required for the oscillation stabilization time as it varies according to the oscillation element.

(In general, time required for stabilization from the beginning of oscillation is shorter for ceramic oscillators than for crystal oscillators.)




Fig. 5 Power supply voltage detection reset function chart

## (5) Others

 $T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C}$ ,  $V_{DD} = 4.5\text{V} \text{ to } 5.5\text{V}$ ,  $V_{ss} = 0\text{V}$ 

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	$t_{IH}, t_{IL}$	INT1	During edge detection mode	$t_{sys} + 0.05$		$\mu\text{s}$
Reset input low level width	$t_{RSL}$	RST		$2t_{sys}$		$\mu\text{s}$
Wake-up input high level width	$t_{WPH}$	WP	STOP mode	500		ns
			SLEEP mode	$t_{sys} + 0.05$		$\mu\text{s}$

**Note)**  $t_{sys}$  in the standard version is  $t_{sys} = 16/\text{fc}$

$t_{sys}$  in the high speed version is  $f_{sys} = 8/\text{fc}$




Fig. 6 Interruption input timing




Fig. 7 Reset input timing





Fig. 8 Wake-up input timing

**Power on reset \*** $T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C}, V_{ss} = 0\text{V}$ 

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	$t_R$	$V_{DD}$	Power on reset	0.05	50	ms
Power supply cut-off time	$t_{OFF}$		Repetitive power on reset	1		ms

\* Specifies only when power on reset function is selected.



The power supply should rise smoothly.

Fig. 9 Power on reset

**Notes on Application**

See Fig. 10, Additive capacity calculation chart, when using the crystal oscillator and select the appropriate capacity.




Fig. 10 Crystal oscillation circuit additive capacity calculation chart

**Note)** The above chart shows a range in which the average quartz resonator has a relatively fast oscillation rising edge and stable characteristics. The capacity should be selected to correspond to the appropriate constant for each quartz resonator, should the frequency of the quartz resonator be accurately adjusted.


Fig. 11 shows recommended circuits and oscillators.

Use the trimmer capacitor to C1, in the case of accurate adjustment of the oscillation frequency.

## 1. Main clock

4.19MHz


Ceramic resonator



Crystal oscillator

Manufacturer	Model	Frequency range(MHz)	C1(pF)	C2(pF)	Rd(Ω)
MURATA MFG CO., LTD.	CSA4.19MG040	4.19	100	100	—
	CSA4.19MGW040		built in	built in	—

## 2. 32kHz Timer/Counter



Manufacturer	Model	Frequency range(kHz)	C1(pF)	C2(pF)	Rd(Ω)
CITIZEN WATCH CO., LTD.	CFS-308	32.768	18 (20 trimmer)	18	—
	MX-38T		22 (20 trimmer)	22	470k
	P3		22 (20 trimmer)	22	3.3k

About the details of oscillators, please inquire the makers or the agencies.

Fig. 11 Recommended oscillation circuit

When using the A/D converter as the key input, it is recommended that the circuit structure shown in Fig. 12 be used.




Fig. 12 Recommended example of key circuit by A/D converter

## EPROM read timing

 $T_a = -20^{\circ}\text{C}$  to  $+75^{\circ}\text{C}$ ,  $V_{DD} = 4.5$  to  $5.5\text{V}$ ,  $V_{SS} = 0\text{V}$ 

Item	Symbol	Pin	Min.	Max.	Unit
Address→data input delay time	$t_{ACC}$	A0 to A12, I0 to I7		300	ns
Address→input holding time	$t_{IH}$	A0 to A12, I0 to I7	0		ns




Fig. 11 EPROM timing


## Products List

Optional item	Mass product	CXP5050HU01AQ
Package	80-pin plastics QFP	80-pin ceramic QFP
ROM capacity	8K-byte/6K-byte	EPROM 8K-byte
Speed	Standard/High speed	High speed
Pull-up resistance of reset pin	Existent/Non-existent	Existent
Incorporated power on reset circuit	Existent/Non-existent	Existent
Remote control input polarity	Normal/Inverse	Inverse
32kHz Timer/Counter	Timer/Counter	Timer mode
Pull-down resistance of high tension proof pin	Existent/Non-existent	Non-existent
Supply voltage detection reset	Existent/Non-existent	Existent

Note) This chip can be used in both piggyback/EVA modes.

**Usage Instruction**

CXP5050's piggyback/EVA switching is executed as shown in the diagram. Particular care is needed as reverse plugging is required.



For EVA CAP other than EVA CAP-2, execute the piggyback/EVA switching through the PESEL pin of PIN 43.