12-bit to 24-bit Registered Bus Exchanger with 3-state Outputs

HITACHI

ADE-205-125 (Z) Preliminary 1st. Edition January 1998

Description

The HD74ALVCHR162269A is a 12-bit to 24-bit registered bus exchanger, which is intended for applications where two separate ports must be multiplexed onto, or de-multiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high speed microprocessors. The HD74ALVCHR162269A is designed specifically for low voltage (from 2.5 V to 3.3 V) V_{CC} operation.

Data is stored in the internal B-port registers on the low to high transition of the CLK input, provided that the appropriate $\overline{\text{CLKENA}}$ inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B-port. For data transfer in the B to A direction, a single storage register is provided. The $\overline{\text{SEL}}$ line selects 1B or 2B data for the A outputs.

The register on the A output permits the fastest possible data transfer, thus extending the period that the data will be valid on the bus. The control pins are registered so that all transactions are synchronous with the clock. Data flows is controlled by the active low output enables (\overline{OEA} , $\overline{OEB1}$, $\overline{OEB2}$).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

All outputs, which are designed to sink up to 12 mA, include 26 Ω resistors to reduce overshoot and undershoot.

Features

- All outputs have equivalent 26 Ω series resistors, so no external resistors are required.
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors.



Function Table

Inputs			Outputs	Outputs				
CLK	OEA	OEB	Α	1B, 2B				
↑	Н	Н	Z	Z				
↑	Н	L	Z	Active				
↑	L	Н	Active	Z				

Output-enable table

Inputs				Outputs		
CLKENA1	CLKENA2	CLK	Α	1B	2B	
L	Н	↑	L	L	2B ₀ *1	_
L	Н	↑	Н	Н	2B ₀ *1	
L	L	↑	L	L	L	
L	L	↑	Н	Н	Н	
Н	L	↑	L	1B ₀ *1	L	
Н	L	↑	Н	1B ₀ *1	Н	
Н	Н	Х	Х	1B ₀ *1	2B ₀ *1	_

A-to-B storage table $(\overline{OEB} = L)$

Inputs

CLK	SEL	1B	2B	Output A	
X	Н	Х	Х	A ₀ *1	
X	L	Х	Х	A ₀ *1	
\uparrow	Н	L	Х	L	
\uparrow	Н	Н	Х	Н	
\uparrow	L	Х	L	L	

B-to-A storage $(\overline{OEA} = L)$

H: High level

L : Low level


X : Immaterial

Z : High impedance

↑: Low to high transition

Note: 1. Output level before the indicated steady state input conditions were established.

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V_{cc}	-0.5 to 4.6	V	_
Input voltage range *1, 2	V _I	-0.5 to 4.6	V	Except I/O ports
		-0.5 to V_{cc} +0.5		I/O ports
Output voltage range *1,2	V _o	-0.5 to V _{cc} +0.5	V	
Input clamp current	I _{IK}	– 50	mA	V ₁ < 0
Output clamp current	I _{OK}	±50	mA	$V_{\rm o}$ < 0 or $V_{\rm o}$ > $V_{\rm cc}$
Continuous output current	Io	±50	mA	$V_{\rm o}$ = 0 to $V_{\rm CC}$
Continuous current through	I _{CC} / I _{GND}	±100	mA	
Maximum power dissipation at Ta = 55°C (in still air) ^{'3}	P _T	1	W	TSSOP
Storage temperature range	Tstg	-65 to 150	°C	

Notes:

Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


- 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 2. This value is limited to 4.6 V maximum.
- 3. The maximum power dissipation is calculated using a junction temperature of 150°C and board trace length of 750 mils.

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V _{cc}	2.3	3.6	V	_
Input voltage	V_{I}	0	V_{cc}	V	
Output voltage	V _o	0	V_{cc}	V	
High-level output current	I _{OH}	_	-6	mA	$V_{CC} = 2.3 \text{ V}$
		_	-8		$V_{CC} = 2.7 \text{ V}$
		_	-12		V _{CC} = 3.0 V
Low-level output current	I _{OL}	_	6	mA	$V_{CC} = 2.3 \text{ V}$
		_	8		$V_{CC} = 2.7 \text{ V}$
		_	12		$V_{\rm CC}$ = 3.0 V
Input transition rise or fall rate	Δt / Δν	0	10	ns / V	
Operating free-air temperature	Та	-40	85	°C	

Note: Unused or floating control pins must be held high or low.

Logic Diagram



Electrical Characteristics (Ta = -40 to 85°C)

Item	Symbol	V _{cc} (V)	Min	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.3 to 2.7	1.7	_	V	
		2.7 to 3.6	2.0	_	_	
	V _{IL}	2.3 to 2.7	_	0.7	_	
		2.7 to 3.6	_	0.8	_	
Output voltage	V _{OH}	Min to Max	V _{cc} -0.2	_	V	$I_{OH} = -100 \mu A$
		2.3	1.9	_	_	$I_{OH} = -4 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		2.3	1.7	_	_	$I_{OH} = -6 \text{ mA}, V_{IH} = 1.7 \text{ V}$
		2.7	2.2	_	_	$I_{OH} = -4 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		2.7	2.0	_	_	$I_{OH} = -8 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		3.0	2.4	_	_	$I_{OH} = -6 \text{ mA}, V_{IH} = 2.0 \text{ V}$
		3.0	2.0	_	_	$I_{OH} = -12 \text{ mA}, V_{IH} = 2.0 \text{ V}$
	V _{OL}	Min to Max	_	0.2	_	$I_{OL} = 100 \mu\text{A}$
		2.3	_	0.4	_	$I_{OL} = 4 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		2.3	_	0.55	_	$I_{OL} = 6 \text{ mA}, V_{IL} = 0.7 \text{ V}$
		2.7	_	0.4	_	$I_{OL} = 4 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		2.7	_	0.6	_	$I_{OL} = 8 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		3.0	_	0.55	_	$I_{OL} = 6 \text{ mA}, V_{IL} = 0.8 \text{ V}$
		3.0	_	0.8	_	$I_{OL} = 12 \text{ mA}, V_{IL} = 0.8 \text{ V}$
Input current	I _{IN}	3.6	_	±5.0	μΑ	$V_{IN} = V_{CC}$ or GND
	I _{IN (hold)}	2.3	45	_	_	$V_{IN} = 0.7 \text{ V}$
		2.3	-45	_	_	$V_{IN} = 1.7 \text{ V}$
		3.0	75	_	_	V _{IN} = 0.8 V
		3.0	-75	_	_	V _{IN} = 2.0 V
		3.6	_	±500	_	$V_{IN} = 0 \text{ to } 3.6 \text{ V}$
Off state output current *1 I _{oz}		3.6	_	±10	μΑ	$V_{OUT} = V_{CC}$ or GND
Quiescent supply current	I _{cc}	3.6	_	40	μΑ	$V_{IN} = V_{CC}$ or GND
	ΔI_{CC}	3.0 to 3.6	_	750	_	One input at (V_{cc} –0.6) V, other inputs at V_{cc} or GND

Notes: 1. For I/O ports, the parameter I_{oz} includes the input leakage current.


Switching Characteristics ($Ta = -40 \text{ to } 85^{\circ}\text{C}$)

Item	Symbol	V _{cc} (V)	Min	Тур	Max	Unit	From (Input)	To (Output)
Maximum clock frequency	f _{max}	2.5±0.2	_		_	MHz		
		2.7	_	_	_			
		3.3±0.3	135	_	_			
Propagation delay time	t _{PLH}	2.5±0.2	_	_	_	ns	CLK	В
	t_{PHL}	2.7	_	_	_			
		3.3±0.3	2.0	_	5.0			
		2.5±0.2	_	_	_		CLK	Α
		2.7	_	_	_			
		3.3±0.3	1.0	_	4.0			
Output enable time	\mathbf{t}_{ZH}	2.5±0.2	_	_	_	ns	CLK	В
	$\mathbf{t}_{\scriptscriptstyle ZL}$	2.7	_	_	_			
		3.3±0.3	2.0	_	5.0			
		2.5±0.2	_	_	_		CLK	Α
		2.7	_	_	_			
		3.3±0.3	1.0	_	4.5			
Output disable time	t_{HZ}	2.5±0.2	_	_	_	ns	CLK	В
	\mathbf{t}_{LZ}	2.7	_	_	_			
		3.3±0.3	2.0	_	5.0			
		2.5±0.2	_	_	_		CLK	Α
		2.7	_	_	_			
		3.3±0.3	1.0	_	4.5			
Input capacitance	C _{IN}	3.3	_	3.5	_	pF		
Output capacitance	Co	3.3	_	9.0	_	pF		


Switching Characteristics (Ta = -40 to 85°C) (cont)

Item	Symbol	V _{cc} (V)	Min	Тур	Max	Unit	FROM (Input)
Setup time	t _{su}	2.5±0.2	_	_	_	ns	A data before CLK↑
		2.7	_	_	_		"H" or "L"
		3.3±0.3	1.0	_	_		
		2.5±0.2	_	_	_		B data before CLK↑
		2.7	_	_	_		"H" or "L"
		3.3±0.3	1.0	_	_		
		2.5±0.2	_	_	_		SEL before CLK↑
		2.7	_	_	_		"H" or "L"
		3.3±0.3	1.0	_	_		
		2.5±0.2	_	_	_		CLKENA1 or
		2.7	_	_	_		CLKENA2 before CLK1
		3.3±0.3	1.0	_	_		"H" or "L"
		2.5±0.2	_	_	_		OE before CLK↑
		2.7	_	_	_		"H" or "L"
		3.3±0.3	1.0	_	_		
Hold time	t _h	2.5±0.2	_	_	_	ns	A data after CLK↑
		2.7	_	_	_		"H" or "L"
		3.3±0.3	0.5	_	_		
		2.5±0.2	_	_	_		B data after CLK↑
		2.7	_	_	_		"H" or "L"
		3.3±0.3	0.5	_	_		
		2.5±0.2	_	_	_		SEL aftrer CLK↑
		2.7	_	_	_		"H" or "L"
		3.3±0.3	0.5	_	_		
		2.5±0.2	_	_	_		CLKENA1 or
		2.7	_	_	_		CLKENA2 after CLK↑
		3.3±0.3	0.5	_	_		"H" or "L"
		2.5±0.2	_	_	_		OE after CLK↑
		2.7	_	_	_		"H" or "L"
		3.3±0.3	0.5	_	_		
Pulse width	t _w	2.5±0.2	_	_	_	ns	CLK "H" or "L"
		2.7	_	_	_		
		3.3±0.3	2.0	_	_		


Test Circuit




Waveforms - 1



Waveforms – 2



Waveforms - 3




Note: 1. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Z_0 = 50 Ω , $t_f \leq$ 2.5ns, $t_f \leq$ 2.5ns.

- 2. Waveform A is for an output with internal conditions such that the output is low except when disabled by the output control.
- 3. Waveform B is for an output with internal conditions such that the output is high except when disabled by the output control.
- 4. The outputs are measured one at a time with one transition per measurement.

Package Dimensions

Unit: mm



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HTACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

http:semiconductor.hitachi.com/

NorthAmerica URL Europe Asia (Singapore)

http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (Taiwan) Asia (HongKong) http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/indx.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Stra§e 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park

Maidenhead Berkshire SL6 8YA, United Kingdom

Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Lower Cookham Road

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666

Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218

Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.