Integrated
ICS9248-99
Circuit
Systems, Inc.

## Frequency Generator \& Integrated Buffers for Celeron \& PII/III ${ }^{\text {TM }}$

## Recommended Application:

810/810E style chipset

## Output Features:

- 2- CPUs @ 2.5 V @ 150 MHz (up to 200 MHz . achievable through $\mathrm{I}^{2} \mathrm{C}$ )
- 9 - SDRAM @ 3.3V @ 150 MHz (up to 200 MHz . achievable through $\mathrm{I}^{2} \mathrm{C}$ )
- 8-PCICLK @ 3.3V
- 1 - IOAPIC @ 2.5 V ,
- 2-3V66MHz @ 3.3V
- $2-48 \mathrm{MHz}$, @ 3.3V fixed.
- $1-24 / 48 \mathrm{MHz}$, @ 3.3V
- 1-REF @3.3V, 14.318MHz.


## Features:

- Up to 200.4 MHz frequency support
- Support FS0-FS3 trapping status bit for $\mathrm{I}^{2} \mathrm{C}$ read back.
- Support power management: Power down Mode form $\mathrm{I}^{2} \mathrm{C}$ programming.
- Spread spectrum for EMI control ( $\pm 0.25 \%$ center).
- FS0, FS1, FS2, FS3 must have a internal 120K pull-Down to GND.
- Uses external 14.318 MHz crystal


## Skew Specifications:

- CPU - CPU: <175ps
- SDRAM - SDRAM: < 250ps
- 3V66-3V66: <175ps
- PCI - PCI: <500ps
- For group skew specifications, please refer to group timing relationship table.


## Block Diagram



Functionality

| FS3 | FS2 | FS1 | FS0 | CPU <br> $(\mathrm{MHz})$ | SDRAM <br> $(\mathrm{MHz})$ | 3V66 <br> $(\mathrm{MHz})$ | PCICLK <br> $\left(3 \mathrm{~V} 66^{*}\right.$ <br> $1 / 2)$ <br> $(\mathrm{MHz})$ | IOAPIC <br> $($ PCI* <br> $1 / 2)$ <br> $(\mathrm{MHz})$ | IOAPIC <br> $(\mathrm{PCI})$ <br> $(\mathrm{MHz})$ |
| :--- | :--- | :--- | :--- | ---: | ---: | ---: | ---: | ---: | ---: | ---: |
| 0 | 0 | 0 | 0 | 75.33 | 113.00 | 75.33 | 37.67 | 18.83 | 37.67 |
| 0 | 0 | 0 | 1 | 125.00 | 125.00 | 83.33 | 41.67 | 20.83 | 41.67 |
| 0 | 0 | 1 | 0 | 129.00 | 129.00 | 86.00 | 43.00 | 21.50 | 43.00 |
| 0 | 0 | 1 | 1 | 150.29 | 113.00 | 75.33 | 37.67 | 18.83 | 37.67 |
| 0 | 1 | 0 | 0 | 150.00 | 150.00 | 100.00 | 50.00 | 25.00 | 50.00 |
| 0 | 1 | 0 | 1 | 112.00 | 112.00 | 74.67 | 37.33 | 18.67 | 37.33 |
| 0 | 1 | 1 | 0 | 145.00 | 145.00 | 96.67 | 48.33 | 24.17 | 48.33 |
| 0 | 1 | 1 | 1 | 143.64 | 108.00 | 72.00 | 36.00 | 18.00 | 36.00 |
| 1 | 0 | 0 | 0 | 68.30 | 102.50 | 68.33 | 34.17 | 17.08 | 34.17 |
| 1 | 0 | 0 | 1 | 105.00 | 105.00 | 70.00 | 35.00 | 17.50 | 35.00 |
| 1 | 0 | 1 | 0 | 138.00 | 138.00 | 92.00 | 46.00 | 23.00 | 46.00 |
| 1 | 0 | 1 | 1 | 140.00 | 105.00 | 70.00 | 35.00 | 17.50 | 35.00 |
| 1 | 1 | 0 | 0 | 66.67 | 100.00 | 66.67 | 33.33 | 16.67 | 33.33 |
| 1 | 1 | 0 | 1 | 100.00 | 100.00 | 66.67 | 33.33 | 16.67 | 33.33 |
| 1 | 1 | 1 | 0 | 133.60 | 133.60 | 89.07 | 44.53 | 22.27 | 44.53 |
| 1 | 1 | 1 | 1 | 133.33 | 100.00 | 66.67 | 33.33 | 16.67 | 33.33 |

## ICS9248-99

## Preliminary Product Preview

## General Description

The ICS9248-99 is the single chip clock solution for Desktop designs using 810/810/E style chipset. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through $\mathrm{I}^{2} \mathrm{C}$ programming. Spread spectrum typically reduces system EMI by 8 dB to 10 dB . This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9248-99 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming $\mathrm{I}^{2} \mathrm{C}$ interface allows changing functions, stop clock programming and frequency selection.

## Power Groups

GNDREF, VDDREF = REF1, X1, X2
GNDPCI, VDDPCI = PCICLK [7:0]
GNDSDR, VDDSDR $=$ SDRAM [8:0]
GNDCOR, VDDCOR = supply for PLL core
GND3V66, VDD3V66 = 3V66
VDD48 $=48 \mathrm{MHz}, 24-48 \mathrm{MHz}$,
VDDLAPIC $=$ IOAPI $\bar{C}$
GNDLCPU , VDDLCPU $=$ CPUCLK [1:0]

## Pin Configuration

| PIN NUMBER | PIN NAME | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| 1 | REF1 | OUT | 14.318 MHz reference clock. |
|  | FS3 | IN | Frequency select pin. |
| $\begin{gathered} 2,6,16,24,27,34, \\ 42 \\ \hline \end{gathered}$ | VDD | PWR | 3.3V Power supply for SDRAM output buffers, PCI output buffers, reference output buffers and 48 MHz output |
| 3 | X1 | IN | Crystal input, nominally 14.318 MHz . |
| 4 | X2 | OUT | Crystal output, nominally 14.318 MHz . |
| $\begin{gathered} 5,9,13,20,26,30, \\ 38 \\ \hline \end{gathered}$ | GND | PWR | Ground pin for 3 V outputs. |
| 8, 7 | 3V66 [1:0] | OUT | 3.3 V clock outputs |
| 10 | FS0 | IN | Frequency select pin. |
|  | PCICLK0 | OUT | PCI clock output. |
| 11 | FS1 | IN | Frequency select pin. |
|  | PCICLK1 | OUT | PCI clock output. |
| 12 | FS2 | IN | Frequency select pin. |
|  | PCICLK2 | OUT | PCI clock output. |
| 19, 18, 17, 15, 14 | PCICLK [7:3] | OUT | PCI clock outputs. |
| 21, 22 | 48 MHz | OUT | 48 MHz output clocks |
| 23 | SEL24_48\# | IN | Select pin for enabling 24 MHz or 48 MHz $\mathrm{H}=24 \mathrm{MHz} \quad \mathrm{~L}=48 \mathrm{MHz}$ |
|  | 24.48 MHz | OUT | Clock output for super I/O/USB |
| 25 | SDATA | IN | Data input for I2C serial input, 5 V tolerant input |
| 28 | SCLK | IN | Clock input of I2C input, 5V tolerant input |
| 29 | PD\# | IN | Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3 ms . |
| $31,32,33,35,36$, $37,39,40,41$ | SDRAM [8:0] | OUT | SDRAM clock outputs |
| 43 | GNDLCPU | PWR | Ground pin for the CPU clocks. |
| 44, 45 | CPUCLK [1:0] | OUT | CPU clock outputs. |
| 46 | VDDLCPU | PWR | Power pin for the CPUCLKs. 2.5 V |
| 47 | IOAPIC | OUT | 2.5 V clock output. |
| 48 | VDDLAPIC | PWR | Power pin for the IOAPIC. 2.5 V |

## Preliminary Product Preview

## General $I^{2} C$ serial interface information

The information in this section assumes familiarity with $\mathrm{I}^{2} \mathrm{C}$ programming. For more information, contact ICS for an $\mathrm{I}^{2} \mathrm{C}$ programming application note.

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 ${ }_{(\mathrm{H})}$
- ICS clock will acknowledge
- Controller (host) sends a dummy command code
- ICS clock will acknowledge
- Controller (host) sends a dummy byte count
- ICS clock will acknowledge
- Controller (host) starts sending first byte (Byte 0 ) through byte 5
- ICS clock will acknowledge each byte one at a time.
- Controller (host) sends a Stop bit

| How to Write: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address D2 ${ }_{(H)}$ |  |
|  | ACK |
| Dummy Command Code |  |
|  | ACK |
| Dummy Byte Count |  |
|  | ACK |
| Byte 0 |  |
|  | ACK |
| Byte 1 |  |
|  | ACK |
| Byte 2 |  |
|  | ACK |
| Byte 3 |  |
|  | ACK |
| Byte 4 |  |
|  | ACK |
| Byte 5 |  |
|  | ACK |
| Stop Bit |  |

## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3 ${ }_{(H)}$
- ICS clock will acknowledge
- ICS clock will send the byte count
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 5
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

| How to Read: |  |
| :---: | :---: |
| Controller (Host) | ICS (Slave/Receiver) |
| Start Bit |  |
| Address D3 (H) |  |
|  | ACK |
|  | Byte Count |
| ACK |  |
|  | Byte 0 |
| ACK |  |
|  | Byte 1 |
| ACK |  |
|  | Byte 2 |
| ACK |  |
|  | Byte 3 |
| ACK |  |
|  | Byte 4 |
| ACK |  |
|  | Byte 5 |
| ACK |  |
| Stop Bit |  |

## Notes:

1. The ICS clock generator is a slave/receiver, $I^{2} \mathrm{C}$ component. It can read back the data stored in the latches for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
2. The data transfer rate supported by this clock generator is 100 K bits $/ \mathrm{sec}$ or less (standard mode)
3. The input is operating at 3.3 V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator $\mathrm{I}^{2} \mathrm{C}$ interface, the protocol is set to use only "Block-Writes" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.

## Serial Configuration Command Bitmap

Byte4: Functionality and Frequency Select Register (default = 0)

| Bit | Description |  |  |  |  |  |  |  |  |  |  | PWD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Bit } 2, \\ \text { Bit } 7: 4 \end{gathered}$ | Bit (2, 7:4) |  |  |  |  | $\begin{gathered} \text { CPUCLK } \\ (\mathrm{MHz}) \end{gathered}$ | SDRAM <br> (MHz) | $\begin{gathered} 3 \mathrm{~V} 66 \\ (\mathrm{MHz}) \end{gathered}$ | PCICLK <br> (MHz | $\begin{gathered} \text { IOAPIC } \\ (\mathrm{MHz}) \end{gathered}$ |  | 00011 <br> Note 1 |
|  |  |  |  |  |  | =PCI/2 |  |  |  | =PCI |  |
|  | 0 | 0 | 0 | 0 | 0 |  | 75.33 | 113.00 | 75.33 | 37.67 | 18.83 |  | 37.67 |
|  | 0 | 0 | 0 | 0 | 1 | 125.00 | 125.00 | 83.33 | 41.67 | 20.83 | 41.67 |  |
|  | 0 | 0 | 0 | 1 | 0 | 129.00 | 129.00 | 86.00 | 43.00 | 21.50 | 43.00 |  |
|  | 0 | 0 | 0 | 1 | 1 | 150.29 | 113.00 | 75.33 | 37.67 | 18.83 | 37.67 |  |
|  | 0 | 0 | 1 | 0 | 0 | 150.00 | 150.00 | 100.00 | 50.00 | 25.00 | 50.00 |  |
|  | 0 | 0 | 1 | 0 | 1 | 112.00 | 112.00 | 74.67 | 37.33 | 18.67 | 37.33 |  |
|  | 0 | 0 | 1 | 1 | 0 | 145.00 | 145.00 | 96.67 | 48.33 | 24.17 | 48.33 |  |
|  | 0 | 0 | 1 | 1 | 1 | 143.64 | 108.00 | 72.00 | 36.00 | 18.00 | 36.00 |  |
|  | 0 | 1 | 0 | 0 | 0 | 68.30 | 102.50 | 68.33 | 34.17 | 17.08 | 34.17 |  |
|  | 0 | 1 | 0 | 0 | 1 | 105.00 | 105.00 | 70.00 | 35.00 | 17.50 | 35.00 |  |
|  | 0 | 1 | 0 | 1 | 0 | 138.00 | 138.00 | 92.00 | 46.00 | 23.00 | 46.00 |  |
|  | 0 | 1 | 0 | 1 | 1 | 140.00 | 105.00 | 70.00 | 35.00 | 17.50 | 35.00 |  |
|  | 0 | 1 | 1 | 0 | 0 | 66.67 | 100.00 | 66.67 | 33.33 | 16.67 | 33.33 |  |
|  | 0 | 1 | 1 | 0 | 1 | 100.00 | 100.00 | 66.67 | 33.33 | 16.67 | 33.33 |  |
|  | 0 | 1 | 1 | 1 | 0 | 133.60 | 133.60 | 89.07 | 44.53 | 22.27 | 44.53 |  |
|  | 0 | 1 | 1 | 1 | 1 | 133.33 | 100.00 | 66.67 | 33.33 | 16.67 | 33.33 |  |
|  | 1 | 0 | 0 | 0 | 0 | 156.94 | 118.00 | 78.67 | 39.33 | 19.67 | 39.33 |  |
|  | 1 | 0 | 0 | 0 | 1 | 160.00 | 120.00 | 80.00 | 40.00 | 20.00 | 40.00 |  |
|  | 1 | 0 | 0 | 1 | 0 | 146.30 | 110.00 | 73.33 | 36.67 | 18.33 | 36.67 |  |
|  | 1 | 0 | 0 | 1 | 1 | 127.00 | 95.25 | 63.50 | 31.75 | 15.88 | 31.75 |  |
|  | 1 | 0 | 1 | 0 | 0 | 127.00 | 127.00 | 84.67 | 42.33 | 21.17 | 42.33 |  |
|  | 1 | 0 | 1 | 0 | 1 | 121.00 | 121.00 | 80.67 | 40.33 | 20.17 | 40.33 |  |
|  | 1 | 0 | 1 | 1 | 0 | 117.00 | 117.00 | 78.00 | 39.00 | 19.50 | 39.00 |  |
|  | 1 | 0 | 1 | 1 | 1 | 114.00 | 114.00 | 76.00 | 38.00 | 19.00 | 38.00 |  |
|  | 1 | 1 | 0 | 0 | 0 | 80.00 | 120.00 | 80.00 | 40.00 | 20.00 | 40.00 |  |
|  | 1 | 1 | 0 | 0 | 1 | 78.00 | 117.00 | 78.00 | 39.00 | 19.50 | 39.00 |  |
|  | 1 | 1 | 0 | 1 | 0 | 200.00 | 200.00 | 133.33 | 66.67 | 33.33 | 66.67 |  |
|  | 1 | 1 | 0 | 1 | 1 | 180.00 | 180.00 | 120.00 | 60.00 | 30.00 | 60.00 |  |
|  | 1 | 1 | 1 | 0 | 0 | 166.00 | 166.00 | 110.67 | 55.33 | 27.67 | 55.33 |  |
|  | 1 | 1 | 1 | 0 | 1 | 110.00 | 110.00 | 73.33 | 36.67 | 18.33 | 36.67 |  |
|  | 1 | 1 | 1 | 1 | 0 | 107.00 | 107.00 | 71.33 | 35.67 | 17.83 | 35.67 |  |
|  | 1 | 1 | 1 | 1 | 1 | 90.00 | 90.00 | 60.00 | 30.00 | 15.00 | 30.00 |  |
| Bit 3 | 0 - Frequency is selected by hardware select, Latched Inputs <br> 1 - Frequency is selected by Bit 2, 7:4 |  |  |  |  |  |  |  |  |  |  | 0 |
| Bit 1 | 0 - Normal <br> 1 - Spread Spectrum Enabled $\pm 0.25 \%$ Center Spread |  |  |  |  |  |  |  |  |  |  | 1 |
| Bit 0 | $\begin{aligned} & 0 \text { - Running } \\ & 1 \text { - Tristate all outputs } \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  | 0 |

Note 1: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.

1) The IOAPIC Frequency change from IOAPIC=PCICLK/2 to IOAPIC=PCICLK is controlled by IOAPC_Freq control in I ${ }^{2} \mathrm{C}$ Byte 3 Bit 1
2) The $\mathrm{I}^{2} \mathrm{C}$ readback of the power up default indicate the revision ID in bits 2, 7:4
$\mathrm{I}^{2} \mathrm{C}$ is a trademark of Philips Corporation

Byte 0: CPU, Active/Inactive Register
( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit7 | - | 0 | Reserved |
| Bit6 | - | 0 | Reserved |
| Bit5 | - | 0 | Reserved |
| Bit4 | - | 0 | Reserved |
| Bit3 | - | 0 | Reserved |
| Bit2 | 23 | 1 | $24 / 48 \mathrm{MHz}$ |
| Bit1 | 21,22 | 1 | 48 MHz |
| Bit0 | - | 0 | Reserved |

Byte 2: PCI, Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit7 | 19 | 1 | PCICLK7 |
| Bit6 | 18 | 1 | PCICLK6 |
| Bit5 | 17 | 1 | PCICLK5 |
| Bit4 | 15 | 1 | PCICLK4 |
| Bit3 | 14 | 1 | PCICLK3 |
| Bit2 | 12 | 1 | PCICLK2 |
| Bit1 | 11 | 1 | PCICLK1 |
| Bit0 | 10 | 1 | PCICLK0 |

Byte 5: Peripheral , Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit7 | - | 0 | Reserved |
| Bit6 | - | 0 | Reserved |
| Bit5 | - | 0 | Reserved |
| Bit4 | - | 0 | Reserved |
| Bit3 | - | 0 | Reserved |
| Bit2 | - | 0 | Reserved |
| Bit1 | - | 0 | Reserved |
| Bit0 | - | 0 | Reserved |

## Notes:

1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS\#) will be inferted logic load of the input frequency select pin conditions.

Byte 1: SDRAM, Active/Inactive Register
( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit7 | 32 | 1 | SDRAM7 |
| Bit6 | 33 | 1 | SDRAM6 |
| Bit5 | 35 | 1 | SDRAM5 |
| Bit4 | 36 | 1 | SDRAM4 |
| Bit3 | 37 | 1 | SDRAM3 |
| Bit2 | 39 | 1 | SDRAM2 |
| Bit1 | 40 | 1 | SDRAM1 |
| Bit0 | 41 | 1 | SDRAM0 |

Byte 3: Reserved , Active/Inactive Register ( $1=$ enable, $0=$ disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit7 | - | 0 | Reserved |
| Bit6 | - | X | FS2\# |
| Bit5 | - | X | FS1\# |
| Bit4 | - | X | FS0\# |
| Bit3 | 47 | 1 | IOAPIC |
| Bit2 | - | X | (SEL24_48\#)\# |
| Bit1 | - | 1 | $\begin{array}{l}\text { FREQ_IOAPIC } \\ \text { =1=>IOAPIC=PCICLK/2 } \\ \text { FREQ_IOAPIC=0=> }\end{array}$ |
| IOAPIC= PCICLK |  |  |  |$]$

Byte 6: Peripheral , Active/Inactive Register ( $1=$ enable, 0 = disable)

| BIT | PIN\# | PWD | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| Bit7 | - | 0 | Reserved (Note) |
| Bit6 | - | 0 | Reserved (Note) |
| Bit5 | - | 0 | Reserved (Note) |
| Bit4 | - | 0 | Reserved (Note) |
| Bit3 | - | 0 | Reserved (Note) |
| Bit2 | - | 1 | Reserved (Note) |
| Bit1 | - | 1 | Reserved (Note) |
| Bit0 | - | 0 | Reserved (Note) |

Note: Don't write into this register, writing into this register can cause malfunction

## Preliminary Product Preview

## Shared Pin Operation Input/Output Pins

The I/O pins designated by (input/output) on the ICS924899 serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0 ) voltage potential. A 10 Kilohm ( 10 K ) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).


Fig. 1


Fig. 2a


Fig. 2b

## PD\# Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD\# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD\# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS . The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI_STOP\# and CPU_STOP\# are considered to be don't cares during the power down operations. The REF and 48 MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.


## Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-99 device).
2. As shown, the outputs Stop Low on the next falling edge after PD\# goes low.
3. PD\# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133 MHz . Similar operation when CPU is 100 MHz .

## Preliminary Product Preview

## Absolute Maximum Ratings

| Core Supply Voltage | 4.6 V |
| :---: | :---: |
| I/O Supply Voltage. | 3.6 V |
| Logic Inputs | GND -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Group Timing Relationship Table

| Group | CPU 66MHz |  | CPU 100MHz |  | CPU 133MHz |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Offset | Tolerance | Offset | Tolerance | Offset | Tolerance |
| CPU to SDRAM | 2.5 ns | 500 ps | 5.0 ns | 500 ps | 0.0 ns | 500 ps |
| CPU to 3V66 | 7.5 ns | 500 ps | 5.0 ns | 500 ps | 0.0 ns | 500 ps |
| SDRAM to 3V66 | 0.0 ns | 500 ps | 0.0 ns | 500 ps | 0.0 ns | 500 ps |
| 3 V 66 to PCI | $1.5-3.5 \mathrm{~ns}$ | 500 ps | $1.5-3.5 \mathrm{~ns}$ | 500 ps | $1.5-3.5 \mathrm{~ns}$ | 500 ps |
| PCI to PCI | 0.0 ns | 1.0 ns | 0.0 ns | 1.0 ns | 0.0 ns | 1.0 ns |
| USB \& DOT | Asynch | N/A | Asynch | N/A | Asynch | N/A |

## Electrical Characteristics - Input/Supply/Common Output Parameters

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{VDDL}=2.5 \mathrm{~V} \pm 5 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | < | 2 |  | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | , | $\mathrm{V}_{\text {SS }}-0.3$ |  | 0.8 | V |
| Input High Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{iN}}=\mathrm{V}_{\mathrm{DD}}$ | -5 |  | 5 | $\mu \mathrm{A}$ |
| Input Low Current | $\mathrm{I}_{\mathrm{IL} 1}$ ( | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with no pull-up resistors | -5 | 2.0 |  | $\mu \mathrm{A}$ |
| Input Low Current | $\mathrm{I}_{\mathrm{LL} 2}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$; Inputs with pull-up resistors | -200 | -100 |  | $\mu \mathrm{A}$ |
| Operating Supply Current | $\mathrm{I}_{\mathrm{DD} 3.30 \mathrm{P}}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$; Select @ 66M |  | 60 | 100 | mA |
| Power Down Supply Current | $\mathrm{I}_{\text {DD3.3PD }}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$; With input address to Vdd or GND |  | 400 | 600 | $\mu \mathrm{A}$ |
| Input frequency | $\mathrm{F}_{\mathrm{i}}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$; |  | 14.318 |  | MHz |
| Pin Inductance | $\mathrm{L}_{\mathrm{pin}}$ |  |  |  | 7 | nH |
| Input Capacitance ${ }^{1}$ | $\mathrm{C}_{\text {IN }}$ | Logic Inputs |  |  | 5 | pF |
|  | $\mathrm{C}_{\text {out }}$ | Out put pin capacitance |  |  | 6 | pF |
|  | $\mathrm{C}_{\text {INX }}$ | X1 \& X2 pins | 27 |  | 45 | pF |
| Transition Time ${ }^{1}$ | $\mathrm{T}_{\text {trans }}$ | To 1st crossing of target Freq. |  |  | 3 | mS |
| Settling Time ${ }^{1}$ | $\mathrm{T}_{\mathrm{s}}$ | From 1st crossing to $1 \%$ target Freq. |  |  | 3 | mS |
| Clk Stabilization ${ }^{1}$ | $\mathrm{T}_{\text {STAB }}$ | From $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ to $1 \%$ target Freq. |  |  | 3 | mS |
| Delay | $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZH }}$ | output enable delay (all outputs) | 1 |  | 10 | nS |
|  | $\mathrm{t}_{\text {PLZ }}, \mathrm{t}_{\text {PZH }}$ | output disable delay (all outputs) | 1 |  | 10 | nS |

[^0]
## ICS9248-99

Preliminary Product Preview

## Electrical Characteristics - CPU

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C}, \mathrm{V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=10-20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP2B}}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 13.5 |  | 45 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\text {DSN2B }}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 13.5 |  | 45 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 2 \mathrm{~B}}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OL2B }}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 2 \mathrm{~B}}$ | $\mathrm{V}_{\mathrm{OH} @ \mathrm{MIN}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH} @ \mathrm{MAX}}=2.375 \mathrm{~V}$ | -27 |  | -27 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 2 \mathrm{~B}}$ | $\mathrm{V}_{\text {OL @MIN }}=1.2 \mathrm{~V}, \mathrm{~V}_{\text {OL@ }} \mathrm{MAX}=0.3 \mathrm{~V}$ | 27 | , | 30 | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | 0.4 | 1.1 | 1.6 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{V}_{\mathrm{OH}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=2.0 \mathrm{~V}$ | 0.4 | 1.1 | 1.6 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ CPUMHz <133 | 45 | 49 | 55 | \% |
|  | $\mathrm{d}_{\mathrm{t} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ CPUMHz $=133$ | 40 | 44 | 50 | \% |
|  | $\mathrm{d}_{\mathrm{t} 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25$ V CPUMHz $>133$ | 45 | 51 | 55 | \% |
| Skew | $\mathrm{t}_{\text {sk } 2 \mathrm{~B}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 30 | 175 | ps |
| Jitter | $\mathrm{t}_{\text {jcyc-cyc }}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ CPUMHz $=$ SDRAMMHz |  | 120 | 250 | ps |
|  | $\mathrm{t}_{\mathrm{jcyc}-\mathrm{cyc}}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.25 \mathrm{~V}$ CPUMHz $\neq$ SDRAMMHz |  | 330 | 350 | ps |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - 3V66

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+1-5 \% ; \mathrm{C}_{\mathrm{L}}=10-30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | << CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP1}}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 12 |  | 55 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\text {DSNI }}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 12 |  | 55 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OHI}}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\text {OLI }}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.55 | V |
| Output High Current | $\mathrm{COH}^{\text {l }}$ | VOH@ MIN = 1.0 V, VOH@ MAX=3.135 V | -33 |  | -33 | mA |
| Output Low Current | $\mathrm{I}_{\text {OLI }}$ | VOL@ MIN=1.95 V, VOL@ MAX=0.4 | 30 |  | 38 | mA |
| Rise Time | $\mathrm{tr}_{\mathrm{r} 1}{ }^{1}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | 0.4 | 1.4 | 1.9 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f} 1}{ }^{1}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 | 1.3 | 1.6 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 1}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 48 | 55 | \% |
| Skew | $\mathrm{t}_{\text {sk } 1}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 30 | 175 | ps |
| Jitter | $\mathrm{t}_{\text {jcyc-cyc }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 270 | 500 | ps |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - IOAPIC

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DDL}}=2.5 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=10-20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP4B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 9 |  | 30 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\mathrm{DSN4B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 9 |  | 30 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 4 \mathrm{~B}}$ | $\mathrm{I}_{\mathrm{OH}}=-5.5 \mathrm{~mA}$ | 2 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 4 \mathrm{~B}}$ | $\mathrm{I}_{\mathrm{OL}}=9.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 4 \mathrm{~B}}$ | $\mathrm{~V}_{\mathrm{OH} @ \min }=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH} @ \mathrm{MAX}}=2.5 \mathrm{~V}$ | -36 |  | -21 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL4B}}$ | $\mathrm{~V}_{\mathrm{OL} @ \mathrm{MIN}}=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL} @ \mathrm{MAX}}=0.2$ | 36 |  | 31 | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 4 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | 0.4 | 0.9 | 1.6 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f4B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 | 1.5 | 1.9 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 4 \mathrm{~B}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ | 45 | 50 | 55 | $\%$ |
| Jitter | $\mathrm{t}_{\mathrm{jcyc-cyc}}$ | $\mathrm{~V}_{\mathrm{T}}=1.25 \mathrm{~V}$ |  | 120 | 250 | ps |
| Skew | $\mathrm{T}_{\mathrm{ska}}{ }^{1}$ |  |  |  | 250 | ps |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

## Electrical Characteristics -SDRAM

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=20-30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\text {DSP3 }}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 10 | $\bigcirc$ | 24 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\mathrm{DSN} 3}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 10 |  | 24 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 3}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 3}$ | $\mathrm{IOL}=1 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 3}$ | $\mathrm{V}_{\mathrm{OH} @ \mathrm{MIN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH} \text { @ MAX }}=3.135 \mathrm{~V}$ | -54 |  | -46 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 3}$ | $\mathrm{V}_{\text {OL@ MIN }}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {OL@ }} \mathrm{MAX}=0.4 \mathrm{~V}$ | 54 |  | 53 | mA |
| Rise Time | $\mathrm{T}_{\mathrm{r} 3}{ }^{1}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | 0.4 | 1.0 | 1.6 | ns |
| Fall Time | $\mathrm{T}_{\mathrm{f} 3}{ }^{1}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.4 | 1.0 | 1.6 | ns |
| Duty Cycle | $\mathrm{D}_{\mathrm{t} 3}{ }^{\text {a }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 50 | 55 | \% |
| Skew | $\mathrm{T}_{\text {sk } 3}{ }^{\text {d }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 50 | 250 | ps |
| Jitter | $\mathrm{t}_{\mathrm{j}}$ cyc-cyc | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 140 | 250 | ps |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

## ICS9248-99

Preliminary Product Preview

Electrical Characteristics - PCI
$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-5 \% ; \mathrm{C}_{\mathrm{L}}=10-30 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\mathrm{DSP1}}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 12 |  | 55 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\mathrm{DSN1} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 12 |  | 55 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | $\mathrm{I}_{\mathrm{OL}}=1 \mathrm{~mA}$ |  |  | 0.55 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 1}$ | $\mathrm{VOH} @ \mathrm{MIN}=1.0 \mathrm{~V}, \mathrm{VOH} @ \mathrm{MAX}=3.135 \mathrm{~V}$ | -33 |  | -33 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 1}$ | VOL@ MIN $=1.95 \mathrm{~V}, \mathrm{VOL} @ \mathrm{MAX}=0.4$ | 30 |  | 38 | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ | 0.5 | 2.0 | 2.5 | ns |
| Fall Time | $\mathrm{t}_{\mathrm{f} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 0.5 | 1.9 | 2.3 | ns |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 | 50 | 55 | $\%$ |
| Skew | $\mathrm{t}_{\mathrm{sk} 1}{ }^{1}$ | $\mathrm{~V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 390 | 500 | ps |
| Jitter | $\mathrm{t}_{\mathrm{jcyc}-\mathrm{cyc}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  | 110 | 500 | ps |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

## Electrical Characteristics - REF1, 48 MHz

$\mathrm{T}_{\mathrm{A}}=0-70 \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}+1-5 \% ; \mathrm{C}_{\mathrm{L}}=10-20 \mathrm{pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Impedance | $\mathrm{R}_{\text {DSP5 }}{ }^{1}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}} *(0.5)$ | 20 |  | 60 | $\Omega$ |
| Output Impedance | $\mathrm{R}_{\text {DSN5 }}{ }^{5}$ | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}{ }^{*}(0.5)$ | 20 |  | 60 | $\Omega$ |
| Output High Voltage | $\mathrm{V}_{\mathrm{OHS}}$ | $\mathrm{I}_{\mathrm{OH}}=1 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 5}$ | $\mathrm{I}_{\mathrm{OL}}=-1 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Current | $\mathrm{I}_{\mathrm{OH} 5}$ | $\mathrm{V}_{\mathrm{OH} @ \mathrm{MIN}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH} @ \mathrm{MAX}}=3.135 \mathrm{~V}$ | -29 |  | -23 | mA |
| Output Low Current | $\mathrm{I}_{\mathrm{OL} 5}$ | $\mathrm{V}_{\text {OL@MIN }}=1.95 \mathrm{~V}, \mathrm{~V}_{\text {OL@MIN }}=0.4 \mathrm{~V}$ | 29 |  | 27 | mA |
| Rise Time | $\mathrm{t}_{\mathrm{r} 5}{ }^{1}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  |  | 4 | nS |
| Fall Time | $\mathrm{ct}_{\mathrm{t} 5}{ }^{1}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ |  |  | 4 | nS |
| Duty Cycle | $\mathrm{d}_{\mathrm{t} 5}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ | 45 |  | 55 | \% |
| Jitter | $\mathrm{t}_{\text {jcyc-cyc }}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$; Fixed Clocks |  |  | 500 | ps |
|  | $\mathrm{t}_{\text {jcyc-cyc }}{ }^{1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$; Ref Clocks |  |  | 1000 | ps |
| Skew | $\mathrm{T}_{\text {sk }}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V}$ |  |  | 250 | ps |

${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.



## Ordering Information

ICS9248yF-99
Example:


ICS, AV = Standard Device


[^0]:    ${ }^{1}$ Guarenteed by design, not $100 \%$ tested in production.

