

## **Preliminary Product Preview**

## Frequency Generator & Integrated Buffers for Celeron & PII/III™

# **Recommended Application:** 810/810E style chipset

### **Output Features:**

- 2- CPUs @2.5V @ 150MHz (up to 200MHz. achievable through I<sup>2</sup>C)
- 9 SĎRAM @ 3.3V @ 150MHz (up to 200MHz. achievable through  $I^2C$ )
- 8 PCICLK @ 3.3V
- 1 IOAPIC @ 2.5V,
- 2 3V66MHz @ 3.3V
- 2- 48MHz, @ 3.3V fixed.
- 1- 24/48MHz, @ 3.3V
- 1- REF @3.3V, 14.318MHz.

#### **Features:**


- Up to 200.4MHz frequency support
- Support FS0-FS3 trapping status bit for I<sup>2</sup>C read back.
- Support power management: Power down Mode form I<sup>2</sup>C programming.
- Spread spectrum for EMI control (  $\pm 0.25\%$  center).
- F\$0, F\$1, F\$2, F\$3 must have a internal 120K pull-Down to GND.
- Uses external 14.318MHz crystal

#### **Skew Specifications:**

- CPU CPU: <175ps
- SDRAM SDRAM: < 250ps
- 3V66 3V66: <175ps
- PCI PCI: <500ps

**Block Diagram** 

• For group skew specifications, please refer to group timing relationship table.



### 48-Pin 300mil SSOP

\* These inputs have a 120K pull down to GND. 1 These are double strength.

#### PLL2 - ∕- 48MHz 24 48MHz /2 XTAL X1 - REF1 OSC X2 PLL1 CPU DIVDER Spread Spectrum SDRAM DIVDEF 1/\_ SDRAM [8:0] SEL24\_48# IOAPIC DIVDER - IOAPIC SDATA Control I<sup>2</sup>C⊀ SCLK Logic PCI DIVDER FS[2:0] PCICLK [7:0] PD# Config. 3V66 DIVDER ⊢∕\_ 3V66 [1:0] Reg.

FS3	FS2	FS1	FS0	CPU (MHz) 75,33	SDRAM (MHz) 113.00	3V66 (MHz) 75,33	PCICLK (3V66* 1/2) (MHz) 37.67	IOAPIC (PCI* 1/2) (MHz) 18.83	IOAPIC (PCI) (MHz) 37.67
0	0	0	1	125.00	125.00	83.33	41.67	20.83	41.67
0	0	1	0	129.00	129.00	86.00	43.00	20.83	43.00
0	0	1	1	150.29	113.00	75.33	37.67	18.83	37.67
0	1	0	0	150.00	150.00	100.00	50.00	25.00	50.00
0	1	0	1	112.00	112.00	74.67	37.33	18.67	37.33
0	1	1	0	145.00	145.00	96.67	48.33	24.17	48.33
0	1	1	1	143.64	108.00	72.00	36.00	18.00	36.00
1	0	0	0	68.30	102.50	68.33	34.17	17.08	34.17
1	0	0	1	105.00	105.00	70.00	35.00	17.50	35.00
1	0	1	0	138.00	138.00	92.00	46.00	23.00	46.00
1	0	1	1	140.00	105.00	70.00	35.00	17.50	35.00
1	1	0	0	66.67	100.00	66.67	33.33	16.67	33.33
1	1	0	1	100.00	100.00	66.67	33.33	16.67	33.33
1	1	1	0	133.60	133.60	89.07	44.53	22.27	44.53
1	1	1	1	133.33	100.00	66.67	33.33	16.67	33.33

9248-99 Rev A 8/27/99

Third party brands and names are the property of their respective owners.

### Functionality

PRODUCT PREVIEW documents contain information on new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



### **General Description**

The **ICS9248-99** is the single chip clock solution for Desktop designs using 810/810/E style chipset. It provides all necessary clock signals for such a system.

Spread spectrum may be enabled through  $I^2C$  programming. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9248-99 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.

Serial programming I<sup>2</sup>C interface allows changing functions, stop clock programming and frequency selection.

### **Power Groups**

GNDREF, VDDREF = REF1, X1, X2 GNDPCI, VDDPCI = PCICLK [7:0] GNDSDR, VDDSDR = SDRAM [8:0] GNDCOR, VDDCOR = supply for PLL core GND3V66, VDD3V66=3V66 VDD48 = 48MHz, 24\_48MHz, VDDLAPIC = IOAPIC GNDLCPU, VDDLCPU = CPUCLK [1:0]

### **Pin Configuration**

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	REF1	OUT	14.318 MHz reference clock.
1	FS3	IN	Frequency select pin.
2, 6, 16, 24, 27, 34,	VDD	PWR	3.3V Power supply for SDRAM output buffers, PCI output buffers,
42	VDD	PWK	reference output buffers and 48MHz output
3	X1	IN	Crystal input, nominally 14.318MHz.
4	X2	OUT	Crystal output, nominally 14.318MHz.
5, 9, 13, 20, 26, 30, 38	GND	PWR	Ground pin for 3V outputs.
8, 7	3V66 [1:0]	OUT	3.3V clock outputs
10	FS0	IN	Frequency select pin.
10	PCICLK0	OUT	PCI clock output.
11	FS1	IN	Frequency select pin.
11	PCICLK1	OUT	PCI clock output.
12	FS2	IN	Frequency select pin.
12	PCICLK2	OUT	PCI clock output.
19, 18, 17, 15, 14	PCICLK [7:3]	OUT	PCI clock outputs.
21, 22	48MHz	OUT	48MHz output clocks
	SEL24_48#	IN	Select pin for enabling 24MHz or 48MHz
23	SEL24_40#		H=24MHz L=48MHz
	24_48MHz	OUT	Clock output for super I/O/USB
25	SDATA	IN	Data input for I2C serial input, 5V tolerant input
28	SCLK	IN	Clock input of I2C input, 5V tolerant input
			Asynchronous active low input pin used to power down the device into a low
29	PD#	IN	power state. The internal clocks are disabled and the VCO and the crystal are
			stopped. The latency of the power down will not be greater than 3ms.
31, 32, 33, 35, 36,	SDRAM [8:0]	OUT	SDRAM clock outputs
37, 39, 40, 41 43	GNDLCPU	PWR	Ground pin for the CPU clocks.
		OUT	CPU clock outputs.
44, 45 46	CPUCLK [1:0] VDDLCPU	PWR	Power pin for the CPUCLKs. 2.5V
40	IOAPIC	OUT	2.5V clock output.
			<b>1</b>
48	VDDLAPIC	PWR	Power pin for the IOAPIC. 2.5V

Third party brands and names are the property of their respective owners.



## **Preliminary Product Preview**

# General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with  $I^2C$  programming. For more information, contact ICS for an  $I^2C$  programming application note.

## How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will *acknowledge*
- Controller (host) sends a dummy command code
- ICS clock will *acknowledge*
- Controller (host) sends a dummy byte count
- ICS clock will *acknowledge*
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will *acknowledge* each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:						
Controller (Host)	ICS (Slave/Receiver)					
Start Bit						
Address						
D2 <sub>(H)</sub>						
	ACK					
Dummy Command Code						
	ACK					
Dummy Byte Count						
	ACK					
Byte 0						
	ACK					
Byte 1						
	ACK					
Byte 2						
	ACK					
Byte 3						
	ACK					
Byte 4						
	ACK					
Byte 5						
	ACK					
Stop Bit						

## How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3  $_{(H)}$
- ICS clock will *acknowledge*
- ICS clock will send the *byte count*
- Controller (host) acknowledges
- ICS clock sends first byte (Byte 0) through byte 5
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:						
Controller (Host)	ICS (Slave/Receiver)					
Start Bit						
Address						
D3 <sub>(H)</sub>						
	ACK					
	Byte Count					
ACK						
	Byte 0					
ACK						
	Byte 1					
ACK						
	Byte 2					
ACK						
	Byte 3					
ACK						
	Byte 4					
ACK						
	Byte 5					
ACK						
Stop Bit						

### Notes:

- 1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol**.
- 2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
- 3. The input is operating at 3.3V logic levels.
- 4. The data byte format is 8 bit bytes.
- 5. To simplify the clock generator  $I^2C$  interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- 6. At power-on, all registers are set to a default condition, as shown.



## Serial Configuration Command Bitmap

Byte4: Functionality and Frequency Select Register (default = 0)

Bit	Description											PWD
		Bi	t (2, 7	/:4)		CPUCLK (MHz)	SDRAM (MHz)	3V66 (MHz)	PCICLK (MHz	IOAI (MF =PCI/2		
	0	0	0	0	0	75.33	113.00	75.33	37.67	18.83	37.67	
	0	0	0	0	1	125.00	125.00	83.33	41.67	20.83	41.67	
	0	0	0	1	0	129.00	129.00	86.00	43.00	21.50	43.00	
	0	0	0	1	1	150.29	113.00	75.33	37.67	18.83	37.67	
	0	0	1	0	0	150.00	150.00	100.00	50.00	25.00	50.00	
	0	0	1	0	1	112.00	112.00	74.67	37.33	18.67	37.33	
	0	0	1	1	0	145.00	145.00	96.67	48.33	24.17	48.33	
	0	0	1	1	1	143.64	108.00	72.00	36.00	18.00	36.00	
	0	1	0	0	0	68.30	102.50	68.33	34.17	17.08	34.17	
	0	1	0	0	1	105.00	105.00	70.00	35.00	17.50	35.00	
	0	1	0	1	0	138.00	138.00	92.00	46.00	23.00	46.00	
	0	1	0	1	1	140.00	105.00	70.00	35.00	17.50	35.00	
	0	1	1	0	0	66.67	100.00	66.67	33.33	16.67	33.33	
	0	1	1	0	1	100.00	100.00	66.67	33.33	16.67	33.33	00011
Bit 2, Bit 7:4	0	1	1	1	0	133.60	133.60	89.07	44.53	22.27	44.53	Note1
Бπ /:4	0	1	1	1	1	133.33	100.00	66.67	33.33	16.67	33.33	
	1	0	0	0	0	156.94	118.00	78.67	39.33	19.67	39.33	
	1	0	0	0	1	160.00	120.00	80.00	40.00	20.00	40.00	
	1	0	0	1	0	146.30	110.00	73.33	36.67	18.33	36.67	
	1	0	0	1	1	127.00	95.25	63.50	31.75	15.88	31.75	
	1	0	1	0	0	127.00	127.00	84.67	42.33	21.17	42.33	
	1	0	1	0	1	121.00	121.00	80.67	40.33	20.17	40.33	
	1	0	1	1	0	117.00	117.00	78.00	39.00	19.50	39.00	
	1	0	1	1	1	114.00	114.00	76.00	38.00	19.00	38.00	
	1	1	0	0	0	80.00	120.00	80.00	40.00	20.00	40.00	
	1	1	0	0	1	78.00	117.00	78.00	39.00	19.50	39.00	
	1	1	0	1	0	200.00	200.00	133.33	66.67	33.33	66.67	
	1	1	0	1	1	180.00	180.00	120.00	60.00	30.00	60.00	
	1	1	1	0	0	166.00	166.00	110.67	55.33	27.67	55.33	
	1	1	1	0	1	110.00	110.00	73.33	36.67	18.33	36.67	
	1	1	1	1	0	107.00	107.00	71.33	35.67	17.83	35.67	
	1	1	1	1	1	90.00	90.00	60.00	30.00	15.00	30.00	
Bit 3	0 - Frequency is selected by hardware select, Latched Inputs 1 - Frequency is selected by Bit 2, 7:4									0		
Bit 1	0 - Normal 1 - Spread Spectrum Enabled $\pm$ 0.25% Center Spread									1		
Bit 0	0 - Running 1- Tristate all outputs										0	

Note 1: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3. 1) The IOAPIC Frequency change from IOAPIC=PCICLK/2 to IOAPIC=PCICLK is controlled by IOAPC\_Freq control in I<sup>2</sup>C Byte 3 Bit 1

2) The  $l^2C$  readback of the power up default indicate the revision ID in bits 2, 7:4

I<sup>2</sup>C is a trademark of Philips Corporation



## **Preliminary Product Preview**

#### Byte 0: CPU, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	Reserved
Bit6	-	0	Reserved
Bit5	-	0	Reserved
Bit4	-	0	Reserved
Bit3	-	0	Reserved
Bit2	23	1	24/48MHz
Bit1	21,22	1	48MHz
Bit0	-	0	Reserved

# Byte 2: PCI, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	19	1	PCICLK7
Bit6	18	1	PCICLK6
Bit5	17	1	PCICLK5
Bit4	15	1	PCICLK4
Bit3	14	1	PCICLK3
Bit2	12	1	PCICLK2
Bit1	11	1	PCICLK1
Bit0	10	1	PCICLK0

Byte 5: Peripheral , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	Reserved
Bit6	-	0	Reserved
Bit5	-	0	Reserved
Bit4	-	0	Reserved
Bit3	-	0	Reserved
Bit2	-	0	Reserved
Bit1	-	0	Reserved
Bit0	-	0	Reserved

#### Notes:

- 1. Inactive means outputs are held LOW and are disabled from switching.
- 2. Latched Frequency Selects (FS#) will be inferted logic load of the input frequency select pin conditions.

# Byte 1: SDRAM, Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	32	1	SDRAM7
Bit6	33	1	SDRAM6
Bit5	35	1	SDRAM5
Bit4	36	1	SDRAM4
Bit3	37	1	SDRAM3
Bit2	39	1	SDRAM2
Bit1	40	1	SDRAM1
Bit0	41	1	SDRAM0

# Byte 3: Reserved , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	Reserved
Bit6	-	Х	FS2#
Bit5	-	Х	FS1#
Bit4	-	Х	FS0#
Bit3	47	1	IOAPIC
Bit2	-	Х	(SEL24_48#)#
Bit1	-	1	FREQ_IOAPIC =1=>IOAPIC=PCICLK/2 FREQ_IOAPIC=0=> IOAPIC= PCICLK
Bit0	-	Х	FS3#

# Byte 6: Peripheral , Active/Inactive Register (1= enable, 0 = disable)

BIT	PIN#	PWD	DESCRIPTION
Bit7	-	0	Reserved (Note)
Bit6	-	0	Reserved (Note)
Bit5	-	0	Reserved (Note)
Bit4	-	0	Reserved (Note)
Bit3	-	0	Reserved (Note)
Bit2	-	1	Reserved (Note)
Bit1	-	1	Reserved (Note)
Bit0	-	0	Reserved (Note)

Note:	Don't write	into this	register,	writing	into this
	register can	cause m	alfunctio	n	

### **Preliminary Product Preview**



### Shared Pin Operation -Input/Output Pins

The I/O pins designated by (input/output) on the **ICS9248-99** serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm(10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used. These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).




Fig. 1






Fig. 2a





Fig. 2b



### **PD#** Timing Diagram

The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the clock synthesizer.

Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power down latency should be as short as possible but conforming to the sequence requirements shown below. PCI\_STOP# and CPU\_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock outputs in the LOW state may require more than one clock cycle to complete.



#### Notes:

- 1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-99 device).
- 2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
- 3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
- 4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
- 5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.



## **Absolute Maximum Ratings**

Core Supply Voltage	4.6 V
I/O Supply Voltage	3.6V
Logic Inputs	GND –0.5 V to $\rm V_{DD}$ +0.5 V
Ambient Operating Temperature	$0^{\circ}$ C to $+70^{\circ}$ C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Group	CPU 66MHz		CPU 1	CPU 100MHz		CPU 133MHz		
	Offset	Tolerance	Offset	Tolerance	Offset	Tolerance		
CPU to SDRAM	2.5ns	500ps	5.0ns	500ps	0.0ns	500ps		
CPU to 3V66	7.5ns	500ps	5.0ns	500ps	0.0ns	500ps (		
SDRAM to 3V66	0.0ns	500ps	0.0ns	500ps	0.0ns	500ps		
3V66 to PCI	1.5-3.5ns	500ps	1.5-3.5ns	500ps	1.5-3.5ns	500ps		
PCI to PCI	0.0ns	1.0ns	0.0ns	1.0ns	0.0ns	1.0ns		
USB & DOT	Asynch	N/A	Asynch	N/A ^	Asynch	N/A		

## Group Timing Relationship Table

### Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0$  - 70C; Supply Voltage  $V_{DD} = 3.3 V \pm 5\%$ , VDDL=2.5 V $\pm 5\%$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
Input High Voltage	V <sub>IH</sub>		2		V <sub>DD</sub> +0.3	V
Input Low Voltage	V <sub>IL</sub>		V <sub>SS</sub> -0.3	~	0.8	V
Input High Current	IIH	$V_{IN} = V_{DD}$	<u>_</u> 5		5	μΑ
Input Low Current		$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5	2.0		μΑ
Input Low Current	I <sub>IL2</sub>	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200	-100		μΑ
Operating	I <sub>DD3.3OP</sub>	$C_L = 0 \text{ pF}$ ; Select @ 66M		60	100	mA
Supply Current						
Power Down	I <sub>DD3.3PD</sub>	$C_{L} = 0$ pF; With input address to Vdd or GND		400	600	μA
Supply Current	-DD3.3PD				000	μ
Input frequency	. Fi	$V_{DD} = 3.3 V;$		14.318		MHz
Pin Inductance	L <sub>pin</sub>				7	nH
	C <sub>IN</sub>	Logic Inputs			5	pF
Input Capacitance <sup>1</sup>	Cout	Out put pin capacitance			6	pF
	C <sub>INX</sub>	X1 & X2 pins	27		45	pF
Transition Time <sup>1</sup>	T <sub>trans</sub>	To 1st crossing of target Freq.			3	mS
Settling Time <sup>1</sup>	T <sub>s</sub>	From 1st crossing to 1% target Freq.			3	mS
Clk Stabilization <sup>1</sup>	T <sub>STAB</sub>	From $V_{DD} = 3.3$ V to 1% target Freq.			3	mS
Delay	t <sub>PZH</sub> ,t <sub>PZH</sub>	output enable delay (all outputs)	1		10	nS
Delay	t <sub>PLZ</sub> ,t <sub>PZH</sub>	output disable delay (all outputs)	1		10	nS



## **Electrical Characteristics - CPU**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	$R_{DSP2B}^{1}$	$V_0 = V_{DD}^*(0.5)$	13.5		45	Ω
Output Impedance	$R_{DSN2B}^{1}$	$V_0 = V_{DD}^*(0.5)$	13.5		45	Ω
Output High Voltage	V <sub>OH2B</sub>	$I_{OH} = -1 \text{ mA}$	2			V
Output Low Voltage	V <sub>OL2B</sub>	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	I <sub>OH2B</sub>	$V_{OH @MIN} = 1.0V$ , $V_{OH@MAX} = 2.375V$	-27		-27	mA
Output Low Current	I <sub>OL2B</sub>	$V_{OL @MIN} = 1.2V, V_{OL @MAX} = 0.3V$	27	$\land$	30	mA
Rise Time	$t_{r2B}^{1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	1.1>	1.6	ns
Fall Time	$t_{f2B}^{1}$	$V_{OH} = 0.4 \text{ V}, V_{OL} = 2.0 \text{ V}$	0.4	1.1	1.6	ns
	$d_{t2B}^{1}$	V <sub>T</sub> = 1.25 V CPUMHz <133	45	49	55	%
Duty Cycle	$d_{t2B}^{1}$	V <sub>T</sub> = 1.25 V CPUMHz =133	40	44	50	%
	$d_{t2B}^{1}$	V <sub>T</sub> = 1.25 V CPUMHz >133	45	51	55	%
Skew	t <sub>sk2B</sub> <sup>1</sup>	V <sub>T</sub> =1.25-V		30	175	ps
litter	t <sub>jcyc-cyc</sub> <sup>1</sup>	$V_T = 1.25$ V CPUMHz = SDRAMMHz		120	250	ps
Jitter	t <sub>jcyc-cyc</sub> 1	$V_T = 1.25 V CPUMHz \neq SDRAMMHz$		330	350	ps

<sup>1</sup>Guarenteed by design, not 100% tested in production.

# Electrical Characteristics - 3V66

 $T_A = 0 - 70C; V_{DD} = 3.3 V + -5\%; C_L = 10-30 pF$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	$R_{DSP1}^{1}$	$V_{\rm O} = V_{\rm DD}^{*}(0.5)$	12		55	Ω
Output Impedance	R <sub>DSN1</sub> <sup>1</sup>	$V_0 = V_{DD}^*(0.5)$	12		55	Ω
Output High Voltage	V <sub>OH1</sub>	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 1 \text{ mA}$			0.55	V
Output High Current	IOHI	VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V	-33		-33	mA
Output Low Current	I <sub>OL1</sub>	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	30		38	mA
Rise Time	$t_{r1}^{1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4	1.4	1.9	ns
Fall Time	$t_{f1}^{1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1.3	1.6	ns
Duty Cycle	$d_{t1}^{1}$	$V_{\rm T} = 1.5  {\rm V}$	45	48	55	%
Skew	$t_{sk1}^{1}$	$V_{\rm T} = 1.5 \ {\rm V}$		30	175	ps
Jitter	t <sub>jcyc-cyc</sub>	$V_{\rm T} = 1.5  {\rm V}$		270	500	ps



## **Electrical Characteristics - IOAPIC**

 $T_A = 0 - 70C; V_{DDL} = 2.5 V + -5\%; C_L = 10 - 20 pF$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	$R_{DSP4B}^{1}$	$V_{O} = V_{DD}^{*}(0.5)$	9		30	Ω
Output Impedance	R <sub>DSN4B</sub> <sup>1</sup>	$V_{O} = V_{DD}^{*}(0.5)$	9		30	Ω
Output High Voltage	$V_{OH4\setminus B}$	I <sub>OH</sub> = -5.5 mA	2			V
Output Low Voltage	V <sub>OL4B</sub>	$I_{OL} = 9.0 \text{ mA}$			0.4	V
Output High Current	I <sub>OH4B</sub>	$V_{OH@min} = 1.4 V, V_{OH@MAX} = 2.5 V$	-36		-21	mA
Output Low Current	I <sub>OL4B</sub>	$V_{OL@MIN} = 1.0 V, V_{OL@MAX=} 0.2$	36		31	mA
Rise Time	$t_{r4B}^{1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.0 \text{ V}$	0.4	0.9	1.6	ns
Fall Time	$t_{f4B}^{1}$	$V_{OH} = 2.0 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1.5	1.9	ns
Duty Cycle	$d_{t4B}^{1}$	$V_{\rm T} = 1.25 \ {\rm V}$	45	50	55	%
Jitter	t <sub>jcyc-cyc</sub>	$V_{\rm T} = 1.25 \ {\rm V}$		120	250	ps
Skew	$T_{ska}^{1}$				250	ps

<sup>1</sup>Guarenteed by design, not 100% tested in production.

# Electrical Characteristics - SDRAM

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R <sub>DSP3</sub> <sup>1</sup>	$V_0 = V_{DD}^*(0,5)$	<u> </u>		24	Ω
Output Impedance	R <sub>DSN3</sub> <sup>1</sup>	$V_{\rm O} = V_{\rm DD}^{*}(0.5)$	10	$\geq$	24	Ω
Output High Voltage	V <sub>OH3</sub>	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V <sub>OL3</sub>	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	I <sub>OH3</sub>	V <sub>OH @MIN</sub> =2.0 V, V <sub>OH@ MAX</sub> =3.135 V	-54		-46	mA
Output Low Current	I <sub>OL3</sub>	$V_{OL@MIN} = 1.0 V, V_{OL@MAX} = 0.4 V$	54		53	mA
Rise Time	T <sub>r3</sub> <sup>1</sup>	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.4	1.0	1.6	ns
Fall Time	$T_{f3}^{1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.4	1.0	1.6	ns
Duty Cycle	$D_{t3}^{1}$	$V_{\rm T} = 1.5 ~\rm V$	45	50	55	%
Skew	T <sub>sk3</sub>	$V_{\rm T} = 1.5  {\rm V}$		50	250	ps
Jitter	t <sub>j</sub> cyc-cyc	$V_{\rm T} = 1.5  {\rm V}$		140	250	ps

 $T_A = 0 - 70C$ ;  $V_{DD} = V_{DDL} = 3.3 V + -5\%$ ;  $C_L = 20 - 30 pF$  (unless otherwise stated)



## **Electrical Characteristics - PCI**

 $T_A = 0 - 70C$ ;  $V_{DD} = 3.3 V + -5\%$ ;  $C_L = 10-30 pF$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	$\mathbf{R}_{\mathrm{DSP1}}^{1}$	$V_0 = V_{DD}^*(0.5)$	12		55	Ω
Output Impedance	R <sub>DSN1</sub> <sup>1</sup>	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω
Output High Voltage	V <sub>OH1</sub>	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V <sub>OL1</sub>	$I_{OL} = 1 \text{ mA}$			0.55	V
Output High Current	I <sub>OH1</sub>	VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V	-33		-33	mA
Output Low Current	I <sub>OL1</sub>	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	30		38	mA
Rise Time	$t_{r1}^{1}$	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5	2.0	2.5	ns
Fall Time	$t_{f1}^{1}$	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5	1.9	2.3	ns
Duty Cycle	$d_{t1}^{1}$	$V_{\rm T} = 1.5  {\rm V}$	45	50	55	%
Skew	t <sub>sk1</sub> <sup>1</sup>	$V_{\rm T} = 1.5  {\rm V}$		390	500	ps
Jitter	t <sub>jcyc-cyc</sub>	V <sub>T</sub> =1.5 V	$(\langle \rangle$	110	500	ps


<sup>1</sup>Guarenteed by design, not 100% tested in production.

# Electrical Characteristics - REF1, 48MHz

 $T_A = 0 - 70C$ ;  $V_{DD} = V_{DDL} = 3.3 \text{ V} + 5\%$ ;  $C_L = 10 - 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R <sub>DSP5</sub> <sup>1</sup>	$V_0 = V_{DD}^*(0.5)$	20		60	Ω
Output Impedance	R <sub>DSN5</sub>	$V_0 = V_{DD}^*(0.5)$	20		60	Ω
Output High Voltage	V <sub>OH5</sub>	I <sub>OH</sub> =1 mA	2.4			V
Output Low Voltage	V <sub>OL5</sub>	$I_{OL} = -1 \text{ mA}$			0.4	V
Output High Current	I <sub>OH5</sub>	V <sub>OH@MIN</sub> =1 V, V <sub>OH@MAX</sub> = 3.135 V	-29		-23	mA
Output Low Current	I <sub>OL5</sub>	V <sub>OL@MIN</sub> =1.95 V, V <sub>OL@MIN</sub> =0.4 V	29		27	mA
Rise Time	t <sub>15</sub> 1	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$			4	nS
Fall Time	t <sub>f5</sub>	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$			4	nS
Duty Cycle	d <sub>t5</sub> <sup>1</sup>	$V_{\rm T} = 1.5 \ {\rm V}$	45		55	%
Jitter	t <sub>jcyc-cyc</sub> <sup>1</sup>	$V_T = 1.5 V$ ; Fixed Clocks			500	ps
	t <sub>jcyc-cyc</sub> <sup>1</sup>	$V_T = 1.5 V$ ; Ref Clocks			1000	ps
Skew	T <sub>sk</sub>	$V_{\rm T} = 1.5 ~{\rm V}$			250	ps





SYMBOL	CO	MMON DIMI	ENSIONS	VARIATIONS		D		Ν		
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.			
A	.095	.101	.110	AC	.620	.625	.630	48		
A1	.008	.012	.016	AD	.720	.725	.730	56		
A2	.088	.090	.092							
В	.008	.010	.0135							
С	.005	-	.010							
D		See Variatio	ons							
E	.292	.296	.299							
e		0.025 BSC	5							
Н	.400	.406	.410							
h	.010	.013	.016	S	SOP	Par	kan	ا a		
L	.024	.032	.040	SSOP Package						
N	See Variations									
~	0°	5°	8°							
Х	.085	.093	.100	]						

## **Ordering Information**

