# Wireless and Satellite Handset Power-Management ICs 

## General Description

The MAX886/MAX888 power-management ICs are complete power systems for wireless and satellite handsets. The devices operate from 3 to $6-\mathrm{cell} \mathrm{NiCd} / \mathrm{NiMH}$ batteries or from 1 or 2-cell Li-lon batteries. They incorporate a high-efficiency, step-down DC-DC converter, a regulated 5 V charge pump, and four linear regulators. The regulators supply power to the SIM, LCD, BB, DSP, and RF sections of a cellular telephone handset. The step-down converter and linear regulator outputs are adjustable by internal 4-bit DACs, programmable through the $I^{2} \mathrm{C}^{\text {TM_ }}$ compatible serial interface. A pushbutton on/off scheme activates a $5 \mu \mathrm{~A}$ low-power shutdown mode. The devices also feature a low-battery detector output and an internal start-up timer.
The MAX886/MAX888 differ in output voltage range and power-on reset voltage. The MAX886 has a higher preset voltage range and is intended for 2 -cell Li-lon or $5 / 6$-cell $\mathrm{NiCd} / \mathrm{NiMH}$ batteries. The MAX888 has a lower preset voltage range and is intended for 1 -cell Li-lon or $3 / 4$-cell $\mathrm{NiCd} / \mathrm{NiMH}$ batteries. Both devices are available in a space-saving, 32-pin TQFP package.

Features<br>- 90\% Efficient, 500mA Step-Down Converter<br>- Two 100mA DAC-Controlled LDOs One 200mA DAC-Controlled LDO<br>One 20mA DAC-Controlled LDO<br>- 3 to 6-Cell NiCd or NiMH Operation 1 or 2-Cell Li-Ion Operation<br>- +2.7V to +12V Input Voltage Range<br>- 250 1 A Standby (PFM) Quiescent Current<br>- 5 $\mu \mathrm{A}$ Shutdown Current<br>- $I^{2} \mathrm{C}$-Compatible Serial Interface<br>- Selectable 375kHz, 535kHz, 670kHz, 925kHz (or Synchronizable) Switching Frequency<br>- Power-On Reset and Start-Up Timer<br>- Thermal Overload Protection<br>- Pushbutton On/Off Control<br>- Space-Saving 32-Pin TQFP Package (7mm x 7mm)

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX886ECJ* | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 TQFP |
| MAX888ECJ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 32 TQFP |

* Future product-contact factory for availability.

|  | Applications |
| :--- | :--- |
| Satellite Phones | Private Mobile Radio (PMR) |
| Wireless Handsets | GSM Cellular/PCS Telephones |

Pin Configuration appears at end of data sheet.

${ }^{2} C$ is a trademark of Philips Corp.

## Wireless and Satellite Handset Power-Management ICs

## ABSOLUTE MAXIMUM RATINGS

| BATT, IN0, IN1 to GND. | , |
| :---: | :---: |
| CVH to INO. | -6V to +0.3 V |
| PGND, DGND to GND | -0.3 V to +0.3 V |
| ONSTAT to GND | 0.3 V to (VOUT2 + 0.3V) |
| LX to PGND. | 0.3 V to (VOUT0 +0.3 V ) |
| OUT1 to GND. | -0.3 V to ( $\mathrm{V}_{\mathrm{IN} 1}+0.3 \mathrm{~V}$ ) |
| OUT2 to GND. | -0.3V to (VIN2 + 0.3V) |
| OUT3 to GND. | -0.3 V to (VIN3 +0.3 V ) |
| OUT5 to GND | -0.3V to (VIN5 + 0.3V) |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{BATT}}=\mathrm{V}_{\mathrm{IN} 0}=\mathrm{V}_{\mathrm{IN} 1}=+5.5 \mathrm{~V}, G N D=\mathrm{PGND}=\mathrm{DGND}, \mathrm{V} \overline{\mathrm{OFF}}=\mathrm{V}_{\text {SYNC }}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=\mathrm{V}_{\mathrm{IN} 3}=\mathrm{V}_{\mathrm{IN} 4}=\mathrm{V}_{\mathrm{IN} 5}=+3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=+5.5 \mathrm{~V}\right.$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BATT, INO, IN1 Operating Voltage Range | VBATt, Vino, VIN1 |  |  | 2.7 |  | 12 | V |
| IN2, IN3, IN4, IN5 Operating Voltage Range | VIN2, VIN3, VIN4, VIN5 |  |  | 2.7 |  | 5.5 | V |
| Undervoltage Lockout | VuvLof | VBATt falling |  | 2.35 | 2.45 |  | V |
|  | VuvLor | VBATT rising |  |  | 2.55 | 2.65 | V |
| Supply Current, PFM Mode | IBATTPFM | SYNC = GND |  |  | 250 | 600 | $\mu \mathrm{A}$ |
| Supply Current, PWM Mode | Ibattrwi | $\mathrm{foSC}=375 \mathrm{kHz}$ |  | 2 |  |  | mA |
|  |  | fosc $=535 \mathrm{kHz}$ |  |  | 3 |  |  |
|  |  | fosc $=670 \mathrm{kHz}$ |  | 4 |  |  |  |
|  |  | fosc $=925 \mathrm{kHz}$ |  |  | 5.5 | 12 |  |
| Supply Current, Shutdown Mode | Istnby | $\overline{\mathrm{OFF}}=\mathrm{GND}$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | 5 | 10 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  | 15 |  |
| REFERENCE |  |  |  |  |  |  |  |
| Reference Output Voltage | VREF | $I_{\text {REF }}=0$ | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.23 | 1.25 | 1.27 | V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 1.225 |  | 1.275 |  |
| Reference Load Regulation |  | $1 \mu \mathrm{~A}<I_{\text {REF }}<100 \mu \mathrm{~A}$ |  |  | 5 | 15 | mV |
| Reference Supply Rejection |  | 2.7 V < V OUT0 < 3.75V |  |  | 0.2 | 5 | mV |
| DC-DC BUCK REGULATOR 0 (INO, OUTO) |  |  |  |  |  |  |  |
| Input Voltage Range | VINo |  |  | 2.7 |  | 12 | V |
| Output Accuracy |  | Iouto $=0$ |  | -3 |  | 3 | \% |
| Nominal Output Adjustment Range | Vouto | MAX886 |  | 2.625 |  | 3.750 | V |
|  |  | MAX888 |  | 1.527 |  | 3.027 |  |
| Output Ready Threshold |  | VOUT0 $=3.75 \mathrm{~V}$ (MAX886), <br> VOUT0 $=2.027 \mathrm{~V}$ (MAX888) |  | -7.5 | -5 | -3 | \% of Vouto |

## Wireless and Satellite Handset Power-Management ICs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{BATT}}=\mathrm{V}_{\mathrm{INO}}=\mathrm{V}_{\mathrm{IN} 1}=+5.5 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=\mathrm{DGND}, \mathrm{V}_{\overline{\mathrm{OFF}}}=\mathrm{V}_{\mathrm{SYNC}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=\mathrm{V}_{\mathrm{IN} 3}=\mathrm{V}_{\mathrm{IN} 4}=\mathrm{V}_{\mathrm{IN} 5}=+3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 4}=+5.5 \mathrm{~V}\right.$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Load Regulation |  | IOUT0 $=0.1 \mathrm{~mA}$ to 500 mA |  | -1.5 |  | \% |
| Line Regulation |  | 3 V < $\mathrm{V}_{\text {IN } 0}<12 \mathrm{~V}$ | -0.3 | 0 | 0.3 | \% |
| Maximum Duty Cycle |  | $\mathrm{V}_{\mathrm{LX}}=12 \mathrm{~V}$ | 100 |  |  | \% |
| LX Leakage Current |  | $\mathrm{V}_{\mathrm{LX}}=12 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Internal Switch On-Resistance | RoN | $\mathrm{V}_{\text {INO }}=3.8 \mathrm{~V}$ |  | 0.4 | 1 | $\Omega$ |
| PFM to PWM Threshold |  | Iouto | 63 | 98 | 180 | mA |
| Internal Switch Current Limit | ILIMIT |  | 0.6 | 0.9 | 1.2 | A |

OSCILLATOR FREQUENCY (OUTO, OUT4)

| Oscillator Frequency Accuracy | fosc | Table 4 | $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -20 |  | 20 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | -23 |  | 23 |  |
| SYNC Range |  |  |  | $\begin{aligned} & 0.8 \cdot \\ & \text { fosc } \end{aligned}$ | fosc | $\begin{aligned} & 1.2 \cdot \\ & \text { fosc } \end{aligned}$ | kHz |

LDO REGULATOR 1 (IN1, OUT1)

| Input Voltage Range | VIN1 |  | 2.7 |  | 12 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Accuracy |  | IOUT1 $=0.1 \mathrm{~mA}$ to 100 mA | -3 |  | 3 | \% |
| Nominal Output Adjustment Range | Vout1 | MAX886 | 2.70 |  | 4.95 | V |
|  |  | MAX888 | 1.25 |  | 3.5 |  |
| Dropout Voltage |  | IOUT1 $=1 \mathrm{~mA}$ | 1 |  |  | mV |
|  |  | IOUT1 $=100 \mathrm{~mA}$ |  | 90 | 200 |  |
| Output Load Regulation |  | IOUT1 $=0.1 \mathrm{~mA}$ to 100 mA | -0.01 |  | 0.01 | \%/mA |
| Line Regulation |  | $3 \mathrm{~V}<\mathrm{V}_{\text {IN } 1}<12 \mathrm{~V}$, Oh code | -0.1 | 0 | 0.1 | \%/V |
| Current Limit |  |  | 100 | 250 |  | mA |
| LDO REGULATOR 2 (IN2, OUT2) |  |  |  |  |  |  |
| Input Voltage Range | VIN2 |  | 2.7 |  | 5.5 | V |
| Output Accuracy |  | IOUT2 $=0.1 \mathrm{~mA}$ to 200 mA | -3 |  | 3 | \% |
| Nominal Output Adjustment Range | Vout2 | MAX886 | 2.175 |  | 3.30 | V |
|  |  | MAX888 | 1.527 |  | 3.027 |  |
| Output Ready Threshold | VRDY2 | Vout2 $=3.3 \mathrm{~V}$ (MAX886), <br> Vout2 $=1.527 \mathrm{~V}$ (MAX888) | -7.5 | -5 | -3 | \% of Vout2 |
| Dropout Voltage |  | IOUT2 $=1 \mathrm{~mA}$ |  | 1 |  | mV |
|  |  | IOUT2 $=200 \mathrm{~mA}$ |  | 90 | 200 |  |
| Output Load Regulation |  | IOUT2 $=0.1 \mathrm{~mA}$ to 200 mA | -0.005 |  | 0.002 | \%/mA |
| Line Regulation |  | 2.7 V < VIN2 < 3.8V, Oh code | -0.3 |  | 0.3 | \%/V |
| Current Limit |  |  | 200 | 500 |  | mA |
| LDO REGULATOR 3 (IN3, OUT3) |  |  |  |  |  |  |
| Input Voltage Range | VIN3 |  | 2.7 |  | 5.5 | V |
| Output Accuracy |  | IOUT3 $=0.1 \mathrm{~mA}$ to 20 mA | -3 |  | 3 | \% |

## Wireless and Satellite Handset Power-Management ICs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{BATT}}=\mathrm{V}_{\mathrm{IN} 0}=\mathrm{V}_{\mathrm{IN} 1}=+5.5 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=\mathrm{DGND}, \mathrm{V}_{\overline{\mathrm{OFF}}}=\mathrm{V}_{\text {SYNC }}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=\mathrm{V}_{\mathrm{IN} 3}=\mathrm{V}_{\mathrm{IN} 4}=\mathrm{V}_{\mathrm{IN} 5}=+3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}} 4=+5.5 \mathrm{~V}\right.$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Nominal Output Voltage | Vout3 | $\begin{aligned} & \mathrm{V} \operatorname{IN} 3=5.5 \mathrm{~V}, \\ & \text { Table } 5 \end{aligned}$ |  | 0 |  | V |
|  |  |  |  | 2.85 |  |  |
|  |  |  |  | 4.65 |  |  |
|  |  |  |  | Vout2 |  |  |
| Dropout Voltage |  | IOUT3 $=1 \mathrm{~mA}$ |  | 1 |  | mV |
|  |  | IOUT3 $=20 \mathrm{~mA}$ |  | 20 | 50 |  |
| Output Load Regulation |  | IOUT3 $=0.1 \mathrm{~mA}$ to 20 mA | -0.035 |  | 0.02 | \%/mA |
| Line Regulation |  | 3.8 V < VIN3 < 5.5V, Vout3 $=2.85 \mathrm{~V}$ | -0.3 |  | 0.3 | \%/V |
| Current Limit |  | Vout3 $=2.85 \mathrm{~V}$ or 4.65 V only | 20 | 50 |  | mA |
| CHARGE-PUMP REGULATOR 4 (IN4, OUT4) |  |  |  |  |  |  |
| Switching Frequency |  |  |  | Osc / 2 |  | kHz |
| Output Voltage | VOUT4 | No load | 5.10 | 5.25 | 5.41 | V |
|  |  | IOUT4 $=50 \mathrm{~mA}$ |  | 5.21 |  |  |
| LDO REGULATOR 5 (IN5, OUT5) |  |  |  |  |  |  |
| Input Voltage Range | VIN5 |  | 2.7 |  | 5.5 | V |
| Output Accuracy |  | IOUT5 $=0.1 \mathrm{~mA}$ to 100 mA | -3 |  | 3 | \% |
| Nominal Output Adjustment Range | Vout5 | MAX886 | 2.175 |  | 3.300 | V |
|  |  | MAX888 | 1.25 |  | 3.50 |  |
| Dropout Voltage |  | IOUT5 $=1 \mathrm{~mA}$ |  | 1 |  | mV |
|  |  | IOUT5 $=100 \mathrm{~mA}$ |  | 72 | 200 |  |
| Output Load Regulation |  | IOUT5 $=0.1 \mathrm{~mA}$ to 100 mA | -0.01 |  | 0.01 | \%/mA |
| Line Regulation |  | $2.7 \mathrm{~V}<\mathrm{V}_{\text {IN } 5}<3.8 \mathrm{~V}$, Oh code | -0.3 |  | 0.3 | \%/V |
| Current Limit |  |  | 100 | 250 |  | mA |
| LOW-BATTERY COMPARATOR |  |  |  |  |  |  |
| LBI Input Current |  | V LBI $=1.23 \mathrm{~V}$ | -0.2 |  | 0.2 | $\mu \mathrm{A}$ |
| LBI Threshold |  |  | VREF 15 mV | VREF | $\begin{gathered} \mathrm{V}_{\text {REF }}+ \\ 15 \mathrm{mV} \end{gathered}$ | V |
| LBI Propagation Delay |  | VLBI $=$ step from 1.23V to 1.27V |  | 10 |  | $\mu \mathrm{s}$ |
| $\overline{\text { LBO/LBHYS Output Low Voltage }}$ |  | $\begin{aligned} & \mathrm{V} \overline{\mathrm{LBO}}=\mathrm{I} \mathrm{LBHYS}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{LBI}}=\mathrm{V}_{\text {REF }}-15 \mathrm{mV} \end{aligned}$ |  |  | 0.5 | V |
| $\overline{\mathrm{LBO}} / \mathrm{LBHYS}$ Leakage Current |  | $\begin{aligned} & \mathrm{V} \overline{\mathrm{LBO}}=\mathrm{V}_{\mathrm{LBHYS}}=12 \mathrm{~V}, \\ & \mathrm{~V} \mathrm{LBI}=\mathrm{V}_{\mathrm{REF}}+15 \mathrm{mV} \end{aligned}$ | -0.2 |  | 0.2 | $\mu \mathrm{A}$ |
| RESET AND START-UP TIMER |  |  |  |  |  |  |
| Reset Timeout Period |  |  | 56 | 75 | 94 | ms |
| Start-Up Timeout Period |  |  | 28 | 37 | 47 | ms |
| LOGIC AND CONTROL INPUTS |  |  |  |  |  |  |
| $\overline{\text { ON }}$ Input Voltage | VIL |  |  |  | 0.4 | V |
|  | VIH |  | 1.2 |  |  |  |

## Wireless and Satellite Handset Power-Management ICs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{BATT}}=\mathrm{V}_{\mathrm{INO}}=\mathrm{V}_{\mathrm{IN} 1}=+5.5 \mathrm{~V}, \mathrm{GND}=\mathrm{PGND}=\mathrm{DGND}, \mathrm{V}_{\overline{\mathrm{OFF}}}=\mathrm{V}_{\mathrm{SYNC}}=2.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN} 2}=\mathrm{V}_{\mathrm{IN} 3}=\mathrm{V}_{\mathrm{IN} 4}=\mathrm{V}_{\mathrm{IN} 5}=+3.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 4}=+5.5 \mathrm{~V}\right.$, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{ON}}$ Input Current | IIL | $\mathrm{V} \overline{\mathrm{ON}}=0$ |  | -16 | -40 | $\mu \mathrm{A}$ |
|  | IIH | 1.2 V < V $\overline{\mathrm{ON}}<\mathrm{V}_{\text {OUT2 }}$ |  | -5 | -10 |  |
| SYNC Input Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  |  |  |
| SYNC Input Current | ISYNC | $0<V_{\text {SYNC }}<V_{\text {OUT2 }}$ |  | 0.25 | 1 | $\mu \mathrm{A}$ |
| ONSTAT OUTPUT |  |  |  |  |  |  |
| ONSTAT Output Voltage | VonstatL | IONSTAT $=1 \mathrm{~mA}$ |  |  | 0.5 | V |
| ONSTAT Output Voltage | Vonstath | IONSTAT $=0$ | $\begin{gathered} \text { Vout2 - } \\ 0.5 \end{gathered}$ |  |  | V |
| RESET OUTPUT |  |  |  |  |  |  |
| Output Low Voltage | VRESETL | $\overline{\text { RESET }}=1 \mathrm{~mA}$ |  |  | 0.5 | V |
| Output High Voltage | V $\overline{\text { RESETH }}$ | $\mathrm{I} \overline{\mathrm{RESET}}=0,$ <br> internal $10 \mathrm{k} \Omega$ pull-up resistor to OUT2 | $\begin{gathered} \text { VOUT2 - } \\ 0.5 \end{gathered}$ |  |  | V |
| THERMAL SHUTDOWN |  |  |  |  |  |  |
| Threshold Temperature |  |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{2} \mathrm{C}$ C-COMPATIBLE SERIAL INTERFACE |  |  |  |  |  |  |
| SCL Clock Frequency | fSCL |  |  |  | 400 | kHz |
| SCL Low Period | tLow |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| SCL High Period | tHIGH |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Set-Up Time | tDSU |  | 100 |  |  | ns |
| Data Hold Time | tDhold |  | 0 |  | 0.9 | $\mu \mathrm{s}$ |
| $\overline{\text { OFF, }}$, SDA, SCL Input Voltage | VIL |  |  |  | 0.6 | V |
|  | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 |  |  |  |
| $\overline{\text { OFF, SDA, SCL Input Current }}$ | IILH | $0<\mathrm{V}_{\text {ILH }}<$ V $^{\text {OUT2 }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| SDA Output Low Voltage |  | ISDA $=3 \mathrm{~mA}$ |  |  | 0.4 | V |
|  |  | ISDA $=6 \mathrm{~mA}$ |  |  | 0.6 |  |
| $\overline{\mathrm{LBO}}$, LBHYS Leakage Current |  | $\begin{aligned} & \mathrm{V} \overline{\mathrm{LBO}}=\mathrm{V}_{\mathrm{LBHYST}}=12 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{LBI}}=\mathrm{V}_{\mathrm{REF}}+15 \mathrm{mV} \end{aligned}$ | -0.2 |  | 0.2 | $\mu \mathrm{A}$ |

Note 1: Specifications to $-40^{\circ} \mathrm{C}$ are guaranteed by design, not production tested.

## Wireless and Satellite Handset Power-Management ICs

(Circuit of Figure 2, REG0 to REG5 outputs at POR states, VOUT0 $=3.75 \mathrm{~V}$, VOUT4 $=5.25 \mathrm{~V}$, VOUT1 $=$ VOUT $2=$ VOUT3 $=$ VOUT5 $=3.3 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Wireless and Satellite Handset Power-Management ICs

Typical Operating Characteristics (continued)
(Circuit of Figure 2, REG0 to REG5 outputs at POR states, VOUT0 $=3.75 \mathrm{~V}$, $\mathrm{V}_{\text {OUT4 }}=5.25 \mathrm{~V}$, $\mathrm{V}_{\text {OUT1 }}=\mathrm{V}_{\text {OUT2 }}=\mathrm{V}_{\text {OUT3 }}=\mathrm{V}_{\text {OUT5 }}=3.3 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


REGO LINE-TRANSIENT RESPONSE
(PWM MODE)

$V_{\text {BATT }}=7 \mathrm{~V}$ TO 8V, IOUT0 $=500 \mathrm{~mA}$, $V_{\text {OUTO }}=3.75 \mathrm{~V}$, AC-COUPLED
REGO LOAD-TRANSIENT RESPONSE
(PWM MODE)

$\mathrm{V}_{\text {BATT }}=5.4 \mathrm{~V}$, IOUTO $=0 \mathrm{TO} 500 \mathrm{~mA}$,
$V_{\text {OUTO }}=3.75 \mathrm{~V}$, AC-COUPLED


REGO LINE-TRANSIENT RESPONSE

$400 \mu \mathrm{~s} / \mathrm{div}$
$V_{\text {BATT }}=7 \mathrm{~V}$ TO 8 V, I OUTO $=5 \mathrm{~mA}$,
$V_{\text {OUTO }}=3.75 \mathrm{~V}$, AC-COUPLED
REGO LOAD-TRANSIENT RESPONSE

$400 \mu \mathrm{~s} / \mathrm{div}$
$\mathrm{V}_{\text {BATT }}=5.4 \mathrm{~V}$, IOUT0 $=0$ TO 500 mA ,
$V_{\text {OUTO }}=3.75 \mathrm{~V}$, AC-COUPLED


IOUT0 $=20 \mathrm{~mA}$
REG2 LINE-TRANSIENT RESPONSE

$V_{\text {BATT }}=7 \mathrm{~V}$ TO 8 V , IOUT2 $=5 \mathrm{~mA}$,
$V_{\text {OUT2 }}=3.3 \mathrm{~V}, \mathrm{AC}$-COUPLED
REG2 LOAD-TRANSIENT RESPONSE

$\mathrm{V}_{\text {BATT }}=\mathrm{V}_{\text {IN2 } 2}=5.4 \mathrm{~V}$, IOUT2 $=0$ TO 200 mA,
$V_{\text {OUT2 }}=3.3 \mathrm{~V}, \mathrm{AC}$-COUPLED

## Wireless and Satellite Handset Power-Management ICs

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | LX | Inductor Input. Drain of the internal p-channel MOSFET. |
| 2 | PGND | Power Ground |
| 3 | OUTO | Switching Regulator 0 Output. Bypass with a $10 \mu$ F, low-ESR capacitor to PGND. Up to 500 mA is available from OUTO. |
| 4 | CVL | Low-Side Drive Bypass. Bypass with a $1 \mu \mathrm{~F}$ capacitor to GND. |
| 5 | REF | Reference Output. Bypass with a $0.22 \mu \mathrm{~F}$ capacitor to GND. REF can source up to $100 \mu \mathrm{~A}$. |
| 6 | GND | Ground |
| 7 | BATT | Supply Voltage Input. Bypass with a $0.1 \mu \mathrm{~F}$ and a $10 \mu \mathrm{~F}$ capacitor to PGND as close to BATT as possible. |
| 8 | OUT4 | Charge-Pump Regulator 4 Output. Bypass with a $10 \mu \mathrm{~F}$, low-ESR capacitor to DGND. |
| 9 | C+ | Charge-Pump Capacitor Positive Connection |
| 10 | IN4 | Regulator 4 Power-Supply Input |
| 11 | C- | Charge-Pump Capacitor Negative Connection |
| 12 | DGND | Digital Ground |
| 13 | LBI | Low-Battery Detector Input. $\overline{\mathrm{LBO}}$ goes low when VLBI drops below $\mathrm{V}_{\text {REF }}$. Connect LBI to the center of a resistor voltage divider between BATT and GND. |
| 14 | LBHYS | Low-Battery Detector Hysteresis Control. An open-drain output to set the hysteresis of the Low-Battery Detector Comparator. |
| 15 | $\overline{\mathrm{LBO}}$ | Low-Battery Output. Open-drain output of the Low-Battery Detector Comparator. $\overline{\mathrm{LBO}}$ is high impedance when device is shutdown or VLBI > VREF. VLBO is low when VLBI < VREF. Typically, connect a $200 \mathrm{k} \Omega$ pullup resistor between $\overline{\mathrm{LBO}}$ and OUT2. |
| 16 | $\overline{\text { RESET }}$ | Reset Output. $\overline{\text { RESET }}$ remains low during initial power-up for 75 ms after OUT2 is ready. $\overline{\mathrm{RESET}}$ has an <br>  |
| 17 | IN2 | Linear Regulator 2 Power-Supply Input |
| 18 | OUT2 | Linear Regulator 2 Output. Bypass with a $2.2 \mu \mathrm{~F}$, low-ESR capacitor to GND. Up to 200 mA is available from OUT2. The reset circuit monitors this voltage. |
| 19 | OUT3 | Linear Regulator 3 Output. Bypass with a $1 \mu \mathrm{~F}$, low-ESR capacitor to GND. Up to 20 mA is available from OUT3. |
| 20 | IN3 | Regulator 3 Power-Supply Input |
| 21 | IN5 | Regulator 5 Power-Supply Input |
| 22 | OUT5 | Linear Regulator 5 Output. Bypass with a $1 \mu$ F, low-ESR capacitor to GND. Up to 100 mA is available from OUT5. |
| 23 | IN1 | Regulator 1 Power-Supply Input |

# Wireless and Satellite Handset Power-Management ICs 

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 24 | OUT1 | Linear Regulator 1 Output. Bypass with a $2.2 \mu \mathrm{~F}$, low-ESR capacitor to GND. Up to 100 mA is available from OUT1. |
| 25 | $\overline{\text { OFF }}$ | Power-Off Input. Drive $\overline{\text { OFF }}$ high before the start-up timer has expired in order to keep the IC powered on. Drive $\overline{\text { OFF }}$ low to shut down the IC. $\overline{\text { OFF }}$ has an internal $100 \mathrm{k} \Omega$ pull-down resistor to GND. |
| 26 | $\overline{\mathrm{ON}}$ | Power-On Input. Pulse the $\overline{O N}$ pin low to turn on the IC. $\overline{O N}$ has an internal $16 \mu \mathrm{~A}$ pull-up. |
| 27 | ONSTAT | $\overline{\mathrm{ON}}$ Status Output. Push/pull logic output indicating the state of the $\overline{\mathrm{ON}}$ input. The logic state of this pin follows the logic state of the $\overline{\mathrm{ON}}$ pin. The logic high output voltage is the output voltage of OUT2. |
| 28 | SDA | Serial Interface Data Input |
| 29 | SCL | Serial Interface Clock Input |
| 30 | SYNC | Sync Input. Drive SYNC with a logic-level square wave to synchronize the internal oscillator. The capture range for external clock is $\pm 20 \%$ of the selected internal oscillator frequency. Drive SYNC low for more than $10 \mu \mathrm{~s}$ to force low-power PFM mode (standby mode). Drive SYNC high to force PWM mode. |
| 31 | CVH | High-Side Drive Bypass Input. Bypass CVH with a $0.1 \mu \mathrm{~F}$ capacitor connected to INO. |
| 32 | INO | Regulator 0 Power-Supply Input. Connect to BATT. Source of the internal p-channel MOSFET. |

SCL

tsu:STA thD:STA

thD:DAT

tSU:STO tBuF

A = START CONDITION
B = MSB OF ADDRESS CLOCKED INTO SLAVE
C = LSB OF ADDRESS CLOCKED INTO SLAVE
D $=$ R $\bar{W}$ BIT CLOCKED INTO SLAVE
E = SLAVE PULLS SMBDATA LINE LOW

F = ACKNOWLEDGE BIT CLOCKED INTO MASTER
G = MSB OF DATA CLOCKED INTO SLAVE (OP/SUS BIT)
H = LSB OF DATA CLOCKED INTO SLAVE
I = SLAVE PULLS SMBDATA LINE LOW
$J=$ ACKNOWLEDGE CLOCKED INTO MASTER
$K=A C K N O W L E D G E ~ C L O C K ~ P U L S E ~$
$L=$ STOP CONDITION, DATA EXECUTED BY SLAVE
$M=$ NEW START CONDITION

Figure 1. $I^{2} C$-Compatible Serial-Interface Timing Diagram

## Wireless and Satellite Handset Power-Management ICs



Figure 2a. Typical 2 Li+ or 5 to 6 Ni-Cell Application Circuit (MAX886)

## Wireless and Satellite Handset Power-Management ICs



Figure 2b. Typical 1 Li+ or 3 to 4 Ni-Cell Application Circuit (MAX888)

## Wireless and Satellite Handset Power-Management ICs

__Detailed Description
The MAX886/MAX888 contain one high-efficiency, stepdown DC-DC converter, four low-dropout linear regulators, and one regulated charge pump. The output voltages of the switching regulator and the linear regulators are software-programmable through the serial interface. The regulated charge-pump output is factory set at 5.25 V . The devices also include reset and start-up timers and a low-battery detect comparator (Figure 3).

500mA DC-DC Buck Regulator 0
Regulator 0 is a low-noise, step-down, synchronous DC-DC converter that can source a minimum of 500 mA . High operating frequency (up to 925 kHz ) minimizes output voltage ripple and reduces the size and cost of external components. Guaranteed 100\% dutycycle operation provides the lowest possible dropout voltage, extending the useful life of the battery supply.


Figure 3. Functional Diagram

# Wireless and Satellite Handset Power-Management ICs 

The serial interface programs Vouto from 2.625 V to 3.75 V in 75 mV steps for the MAX886 (Tables 1 and 2), or from 1.527 V to 3.027 V in 100 mV steps for the MAX888 (Tables 1 and 3).
Regulator 0 operates in one of four preset frequencies, from 375 kHz to 925 kHz , programmable through the serial interface (Table 4).
For the device to power up properly, Vino must be high enough for REG0 to get into regulation. For the MAX886, Regulator 0's default voltage is 3.75 V . Since the rest of the regulators do not power up until Regulator 0 is ready, VINO must be greater than approximately 4 V for the device to power up properly. The Regulator 0 default voltage for the MAX888 is 2.027 V , so the minimum Vino required to start up is limited by the minimum operating voltage range (2.7V). After power-up, the device operates until VBATT drops below VUVLOF (undervoltage lockout falling threshold).

Sync Mode
The SYNC input allows the MAX886/MAX888 to synchronize with an external clock applied to SYNC, ensuring that switching harmonics are kept away from sensitive IF bands. The SYNC detector triggers on SYNC's falling edge.

PWM Mode Regulator 0 is in PWM mode when SYNC is connected to CVL or driven to a logic-high voltage. Two internal switches operate at a preset frequency even when there is no load. The P-channel MOSFET turns on to charge the inductor until the error comparator or current-limit comparator turns it off. The N -channel MOSFET then turns on to discharge the inductor. To prevent the output from soaring with no load in PWM mode, the N-channel switch stays on long enough to allow the inductor current to go negative. Once the N -channel switch turns off, the voltage at $L X$ rises (rings) until the next cycle when the P-channel switch turns on again. As the load increases and the inductor enters continuous conduction, ringing is no longer present and the LX waveform looks like a square wave whose duty cycle depends on the input and output voltages. As the input voltage approaches the same level as the output voltage, the P-channel switch stays on $100 \%$ of the time, providing the lowest possible dropout.

## PFM Mode

Regulator 0 operates in PFM mode when SYNC is driven to a logic low voltage or connected to GND. When Vouto drops below the regulation threshold, the Pchannel switch turns on to charge the inductor until the error comparator or current-limit comparator turns it off. At light loads, the N -channel then turns on to discharge the inductor until the current in the inductor reaches
zero. In PFM mode, the inductor current does not go negative to discharge the output. At no-load there is a long period between pulses of inductor current. As the load current increases, the period between pulses becomes shorter until the pulses become continuous. At load currents above this point, Regulator 0 automatically switches to PWM mode, and the VLX waveform looks like a square wave whose duty cycle depends on the input and output voltages. As the input voltage approaches the same level as the output voltage, the P-channel switch stays on $100 \%$ of the time, providing the lowest possible dropout. It is typically more efficient to use the PFM mode when the load current is less than 100 mA .

100mA LDO Regulator 1 Regulator 1, a low-dropout linear regulator, sources a minimum of 100 mA and operates from voltages at IN1 of up to 12 V . The serial interface programs Vout1 from 2.7 V to 4.95 V in 75 mV steps for the MAX886 (Tables 1 and 2), or from 1.25 V to 3.50 V in 150 mV steps for the MAX888 (Tables 1 and 3). IN1 may be powered from the battery, OUTO, or any other voltage source.

## 200mA LDO Regulator 2

Regulator 2, a low-dropout linear regulator, sources a minimum of 200 mA . The serial interface programs Vout2 from 2.175 V to 3.3 V in 75 mV steps for the MAX886 (Tables 1 and 2), or from 1.527 V to 3.027 V in 100 mV steps for the MAX888 (Tables 1 and 3). IN2 may be powered from the battery, OUTO, or any other voltage source less than 5.5 V .

20mA LDO Regulator 3 Regulator 3, a low-dropout linear regulator, sources a minimum of 20 mA . The serial interface programs VouT3 to one of four different output voltages: $0 \mathrm{~V}, 2.85 \mathrm{~V}, 4.65 \mathrm{~V}$, or Vout2 (Tables 1 and 5). Although this is a generalpurpose output, OUT3 is intended for the SIM supply. IN3 may be powered from OUT4 or from any regulated 5 V supply.
When programmed to 0 V or VOUT2, OUT3 is either actively discharged to GND (for OV mode) or connected to OUT2 (for VOUT2), and Regulator 3 is disabled to conserve power.

100mA Charge-Pump Regulator 4
Regulator 4, a regulated charge pump, generates 5.25 V and delivers up to 100 mA . An oscillator synchronized to the PWM clock regulates OUT4 to minimize noise. It operates at one-half the frequency of the PWM oscillator to ensure $50 \%$ duty-cycle outputs. IN4 may be powered from the battery, OUTO, or any other voltage source less than 5.5 V .
To save space and cost, use a small ceramic flying capacitor. See Table 6 for recommended flying capacitor values.

# Wireless and Satellite Handset Power-Management ICs 

100mA LDO Regulator 5
Regulator 5, a low-dropout linear regulator, can source a minimum of 100 mA . The output voltage is programmable from 2.175 V to 3.3 V in 75 mV steps for the MAX886 (Tables 1 and 2), or 1.25 V to 3.50 V in 150 mV steps for the MAX888 (Tables 1 and 3). IN5 may be powered from the battery, OUTO, or any other voltage source less than 5.5 V .

## Control Data Byte

The control byte is eight bits long (four address bits, four data bits). Each regulator has a DAC that sets the output regulation voltage. Control codes are summarized in Table 1.

## Table 1. Control Data Byte

| FUNCTION | ADDRESS |  |  |  | DATA |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \text { A3 } \\ \text { MSB } \end{gathered}$ | A2 | A1 | A0 | D3 | D2 | D1 | $\begin{gathered} \text { DO } \\ \text { LSB } \end{gathered}$ |
| OUTO Output Voltage | 0 | 0 | 0 | 0 | DAC0 |  |  |  |
| OUT1 Output Voltage | 0 | 0 | 0 | 1 | DAC1 |  |  |  |
| OUT2 Output Voltage | 0 | 0 | 1 | 0 | DAC2 |  |  |  |
| OUT3 Output Voltage, fosc | 0 | 0 | 1 | 1 | DAC3 |  | fosc |  |
| OUT5 Output Voltage | 0 | 1 | 0 | 0 | DAC5 |  |  |  |
| OUT1, 2, 4, 5 On/Off Control | 0 | 1 | 0 | 1 | ON5 | ON4 | ON2 | ON1 |
| OUT0 On/Off Control | 0 | 1 | 1 | 0 | X | X | X | ON0 |
| Not Available | 0 | 1 | 1 | 1 | X | X | X | X |
| Not Available | 1 | X | X | X | X | X | X | X |

Table 2. MAX886 Output Voltage Settings

| REGULATOR OUTPUT VOLTAGE (V) |  |  | DACX DATA |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT5 | OUT2 | OUT1 | OUT0 | D3 | D2 | D1 | D0 |
| 2.175 | 2.175 | 2.70 | 2.625 | 0 | 0 | 0 | 0 |
| 2.250 | 2.250 | 2.85 | 2.700 | 0 | 0 | 0 | 1 |
| 2.325 | 2.325 | 3.00 | 2.775 | 0 | 0 | 1 | 0 |
| 2.400 | 2.400 | 3.15 | 2.850 | 0 | 0 | 1 | 1 |
| 2.475 | 2.475 | 3.30 | 2.925 | 0 | 1 | 0 | 0 |
| 2.550 | 2.550 | 3.45 | 3.000 | 0 | 1 | 0 | 1 |
| 2.625 | 2.625 | 3.60 | 3.075 | 0 | 1 | 1 | 0 |
| 2.700 | 2.700 | 3.75 | 3.150 | 0 | 1 | 1 | 1 |
| 2.775 | 2.775 | 3.90 | 3.225 | 1 | 0 | 0 | 0 |
| 2.850 | 2.850 | 4.05 | 3.300 | 1 | 0 | 0 | 1 |
| 2.925 | 2.925 | 4.20 | 3.375 | 1 | 0 | 1 | 0 |
| 3.000 | 3.000 | 4.35 | 3.450 | 1 | 0 | 1 | 1 |
| 3.075 | 3.075 | 4.50 | 3.525 | 1 | 1 | 0 | 0 |
| 3.150 | 3.150 | 4.65 | 3.600 | 1 | 1 | 0 | 1 |
| 3.225 | 3.225 | 4.80 | 3.675 | 1 | 1 | 1 | 0 |
| $\mathbf{3 . 3 0 0}$ | 3.300 | 4.95 | 3.750 | 1 | 1 | 1 | 1 |

Note: The output voltage of each regulator can be set independently. The POR states are in boldface.

# Wireless and Satellite Handset Power-Management ICs 

Table 3. MAX888 Output Voltage Settings

| REGULATOR OUTPUT VOLTAGE (V) |  |  | DACX DATA |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT5 | OUT2 | OUT1 | OUTO | D3 | D2 | D1 | D0 |
| 1.25 | 1.527 | 1.25 | 1.527 | 0 | 0 | 0 | 0 |
| 1.40 | 1.627 | 1.40 | 1.627 | 0 | 0 | 0 | 1 |
| $\mathbf{1 . 5 5}$ | 1.727 | $\mathbf{1 . 5 5}$ | 1.727 | 0 | 0 | 1 | 0 |
| 1.70 | 1.827 | 1.70 | 1.827 | 0 | 0 | 1 | 1 |
| 1.85 | 1.927 | 1.85 | 1.927 | 0 | 1 | 0 | 0 |
| 2.00 | 2.027 | 2.00 | 2.027 | 0 | 1 | 0 | 1 |
| 2.15 | 2.127 | 2.15 | 2.127 | 0 | 1 | 1 | 0 |
| 2.30 | 2.227 | 2.30 | 2.227 | 0 | 1 | 1 | 1 |
| 2.45 | 2.327 | 2.45 | 2.327 | 1 | 0 | 0 | 0 |
| 2.60 | 2.427 | 2.60 | 2.427 | 1 | 0 | 0 | 1 |
| 2.75 | 2.527 | 2.75 | 2.527 | 1 | 0 | 1 | 0 |
| 2.90 | 2.627 | 2.90 | 2.627 | 1 | 0 | 1 | 1 |
| 3.05 | 2.727 | 3.05 | 2.727 | 1 | 1 | 0 | 0 |
| 3.20 | 2.827 | 3.20 | 2.827 | 1 | 1 | 0 | 1 |
| 3.35 | 2.927 | 3.35 | 2.927 | 1 | 1 | 1 | 0 |
| 3.50 | 3.027 | 3.50 | 3.027 | 1 | 1 | 1 | 1 |

Note: The output voltage of each regulator can be set independently. The POR states are in boldface.

## Table 4. Oscillator Frequency Setting

| ADDRESS 03h DATA <br> fosc (kHz) | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: |
| 375 | X | X | 0 | 0 |
| 535 | X | X | 0 | 1 |
| 670 | X | X | 1 | 0 |
| $\mathbf{9 2 5}$ | X | X | $\mathbf{1}$ | $\mathbf{1}$ |

Note: The POR states are in boldface.

Table 5. OUT3 Output Voltage Setting

| ADDRESS 03h <br> DATA | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: |
| OV (REG3 Off) | 0 | 0 | X | X |
| 2.85 V | 0 | 1 | X | X |
| 4.65 V | 1 | 0 | X | X |
| VOUT2 (REG3 Off) | $\mathbf{1}$ | $\mathbf{1}$ | X | X |

Note: The POR states are in boldface.

## Low-Battery Detector

A low-battery comparator detects low-battery conditions. The trip threshold is internally set to VREF (1.25V typ). LBHYS sets the hysteresis with external resistors. LBO and LBHYS have open-drain outputs. The externally set low-battery threshold must be higher than the UVLOF threshold ( 2.45 V typical).
Set the threshold and hysteresis by connecting resistors R1 (between BATT and LBI), R2 (between LBI and LBHYS), and R3 (LBHYS and GND) (Figure 2).
After choosing the upper and lower thresholds, calculate the resistor values as follows:

1) Choose a value for R1. Typical values range from $500 \mathrm{k} \Omega$ to $1.5 \mathrm{M} \Omega$.
2) Calculate R2:

$$
\mathrm{R} 2=\frac{\mathrm{R} 1}{\left(\frac{\mathrm{~V}_{\text {THR }}}{\mathrm{V}_{\mathrm{REF}}}\right)-1}
$$

3) Calculate R3:

$$
R 3=\frac{R 2\left(V_{\text {THF }}-V_{\text {REF }}\right)-R 1 \cdot V_{\text {REF }}}{V_{\text {REF }}-V_{\text {THF }}}
$$

# Wireless and Satellite Handset Power-Management ICs 

For example:

```
\(V_{\text {REF }}=1.25 \mathrm{~V}\)
V THF \(=\) falling threshold \(=2.52 \mathrm{~V}\)
VHYS \(=\) hysteresis \(=0.1 \mathrm{~V}\)
\(\mathrm{V}_{\mathrm{THR}}=\) rising threshold \(=\mathrm{V}_{\mathrm{THF}}+\mathrm{V}_{\mathrm{HYS}}=2.62 \mathrm{~V}\)
\(R 1=619 \mathrm{k} \Omega(1 \%)\)
\(\mathrm{R} 2=562 \mathrm{k} \Omega(1 \%)\)
\(R 3=47.6 k \Omega\) (1\%)
```

Power-On Sequence
(Including $\overline{\text { RESET }}$ and Start-Up Timers)
Drive $\overline{\mathrm{ON}}$ low to begin the power-up sequence. To reduce overall system cost and complexity, the MAX886/MAX888 incorporate $\overline{R E S E T}$ and start-up timers with the power-on sequence.
The MAX886/MAX888 turn on the reference when $\overline{\mathrm{ON}}$ goes low. Once the reference is fully powered up, if the input voltage exceeds the internal undervoltage-lockout threshold (UVLOR), Regulator 0 turns on. Once OUTO is in regulation, OUT2 and OUT4 turn on. Once OUT2 is in regulation, OUT1 and OUT5 turn on and the 75 ms reset timer begins. $\overline{\text { RESET }}$ remains low from the time OUT2 is valid until the reset timer times out. After the reset period expires, a 50 ms start-up timer begins. The MAX886/MAX888 shut down if the external logic or controller fails to drive $\overline{\text { OFF }}$ high before the start-up timer expires. Drive $\overline{\text { OFF }}$ high to continue operation. Driving OFF low turns off the IC.
There is no required sequence to power off any regulator after the device has turned on. Regulators can be powered off selectively by sending the correct code through the serial interface (Table 1).


Figure 4. One-Button On/Off Control with ONSTAT


#### Abstract

ONSTAT Output ONSTAT is a logic output that follows ON. Connect ONSTAT to the external logic or controller to sense when the $\overline{\mathrm{ON}}$ pin has been brought low to request shutdown. This allows easy implementation of a one-button on/off control scheme (Figure 4).


Thermal Overload Protection
An internal thermal sensor shuts the MAX886/MAX888 down when the maximum temperature limit is exceeded $\left(160^{\circ} \mathrm{C}\right.$ typical).
$I^{2} C$-Compatible Serial Interface
Use an $I^{2} \mathrm{C}$-compatible serial interface to turn the MAX886/MAX888 on and off, as well as control each regulator's output voltage and program the DC-DC converter and charge pump's oscillator frequency. Use standard $\mathrm{I}^{2} \mathrm{C}$-compatible receive-byte commands to program the IC. This part is always a slave to the bus master. The chip address is 1001111.

POR State
The power-on reset state of all the DAC and frequency registers is 0Fh, except for DAC1 which is 04h. The power-on reset state of the ONX bits is 1 (Table 1). The power-on voltage for each regulator is shown in bold in Tables 2, 3, and 5.

## Applications Information

## Inductor Selection

The essential parameters for inductor selection are inductance and current rating. The MAX886/MAX888 operate with a wide range of inductance values. In many applications, values between $10 \mu \mathrm{H}$ and $68 \mu \mathrm{H}$ take best advantage of the controller's high switching frequency.
Calculate the minimum inductance value using the simplified equation:

$$
\mathrm{L}(\text { MIN })=\frac{4\left(\mathrm{~V}_{\text {BATT }}(\mathrm{MAX})-\mathrm{V}_{\text {OUTO }}\right)}{\left(\mathrm{I}_{\text {PEAK }} \cdot \mathrm{f}_{\text {OSC }} \cdot \mathrm{V}_{\text {BATT }} / \mathrm{V}_{\text {OUTO }}\right)}
$$

where IPEAK is the peak inductor current ( 0.9 A ) and fosc is the switching frequency.
For example, for a 6 V battery voltage, a desired Vouto is 3.3 V , the oscillator frequency is 375 kHz , and $15 \mu \mathrm{H}$ is the minimum inductance required.

## Diode Selection

The MAX886/MAX888's high switching frequency demands a high-speed rectifier. Schottky diodes, such as the 1N5817-1N5822 family or surface-mount MBR0520L series are recommended. Ultra-high-speed rectifiers with reverse recovery times around 50 ns or

# Wireless and Satellite Handset Power-Management ICs 

faster, such as the MUR series, are acceptable. Ensure that the diode's peak current rating exceeds the peak current ( 1 A ), and that its breakdown voltage exceeds VBATT. Schottky diodes are preferred for heavy loads due to their low forward voltage, especially in low-voltage applications.

Capacitor Selection
Choose filter capacitors to service input and output peak currents with acceptable voltage ripple. The capacitor's equivalent series resistance (ESR) is a major contributor to ripple; therefore, low-ESR capacitors are recommended for OUT1-OUT5. A tantalum capacitor is recommended for OUT0 (refer to Figures 2 a and 2 b , and Table 6).
The input filter capacitor reduces peak currents drawn from the power source, and reduces noise and voltage ripple on the input, which are caused by the circuit's switching action. Since the current from the battery is interrupted each time the PMOS switch opens, pay special attention to the ripple current rating of the input filter capacitor and use a low-ESR capacitor. Choose input capacitors with working voltage ratings higher than the maximum input voltage. Input capacitors prevent spikes and ringing on the power source from obscuring the current-feedback signal and causing jitter.
Bypass REF with $0.22 \mu \mathrm{~F}$ to GND. The capacitor should be placed within 0.2 inches of the IC, next to REF, with a direct trace to GND.

Table 6. OUT0 and OUT4 Regulator Component Recommendations

| fosc <br> $(\mathbf{k H z})$ | $\mathbf{C 1 1}$ <br> $(\boldsymbol{\mu F})$ | $\mathbf{L 1}$ <br> $(\boldsymbol{\mu} \mathbf{H})$ | $\mathbf{C 6}$ <br> $(\boldsymbol{\mu})$ | $\mathbf{C 1 2}$ <br> $(\boldsymbol{\mu F})$ |
| :---: | :---: | :---: | :---: | :---: |
| 925 | 10 | 10 | 0.22 | 10 |
| 670 | 15 | 15 | 0.33 | 15 |
| 535 | 22 | 22 | 0.47 | 22 |
| 375 | 33 | 33 | 1 | 33 |

Table 7. Component Suppliers

| COMPANY | PHONE | FAX |
| :--- | :---: | :---: |
| AVX | $803-946-0690$ | $803-626-3123$ |
| Coilcraft | $847-639-6400$ | $847-639-1469$ |
| Coiltronics | $516-241-7876$ | $516-241-9339$ |
| Dale | $605-668-4131$ | $605-665-1627$ |
| Internal Rectifier | $310-322-3331$ | $310-322-3332$ |
| Motorola | $602-303-5454$ | $602-994-6430$ |
| Sanyo | $619-661-6835$ | $619-661-1055$ |
| Sprague | $408-988-8000$ | $408-970-3950$ |
| Sumida | $847-956-0666$ | $847-956-0702$ |

## Layout Considerations

High-frequency switching regulators are sensitive to PC board layout. Poor layout introduces switching noise into the current and voltage-feedback signals, resulting in jitter, instability, or degraded performance. Place the anode of the Schottky diode and the ground pins of the input and output capacitors close together, and route them to a common "star-ground" point. Place components and route ground paths so as to prevent high currents from causing large voltage gradients between the ground pin of the output filter capacitor, the controller IC, and the reference bypass capacitor. Keep the extra copper on the component and solder sides of the PC board rather than etching it away, and connect it to ground for use as a pseudo-ground plane. Refer to the MAX886/MAX888 evaluation kit for a two-layer PC board layout example.

## Wireless and Satellite Handset Power-Management ICs

$\qquad$ Chip Information
TRANSISTOR COUNT: 2042

## Wireless and Satellite Handset Power-Management ICs

Package Information


| JEDEC VARIATIDN |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BC |  | BE |  | BJ |  |
|  | 32 LEAD |  | 48 LEAD |  | 64 LEAD |  |
|  | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |
| A | --- | 1.60 | --- | 1.60 | --- | 1.60 |
| $A_{1}$ | 0.05 | 0.15 | 0.05 | 0.15 | 0.05 | 0.15 |
| $A_{2}$ | 1.35 | 1.45 | 1.35 | 1.45 | 1.35 | 1.45 |
| D | 8.90 | 9.10 | 8.90 | 9.10 | 12.00 BSC. |  |
| $\mathrm{D}_{1}$ | 7.00 BSC. |  | 7.00 BSC. |  | 10.00 | BSC. |
| E | 8.90 | 9.10 | 8.90 | 9.10 | 12.00 | BSC. |
| $\mathrm{E}_{1}$ | 7.00 BSC. |  | 7.00 BSC. |  | 10.00 | BSC. |
| e | 0.8 BSC. |  | 0.5 BSC. |  | 0.5 BSC. |  |
| L | 0.45 | 0.75 | 0.45 | 0.75 | 0.45 | 0.75 |
| b | 0.30 | 0.45 | 0.17 | 0.27 | 0.17 | 0.27 |
| c | 0.09 | 0.20 | 0.09 | 0.20 | 0.09 | 0.20 |
| a | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |



NDTES:

1. ALL DIMENSIZNING AND TZLERANCING CZNFIRM Tロ ANSI Y14.5-1982.
2. CZNTRZLLING DIMENSIDN: MILLIMETER.
3. THIS GUTLINE CDNFIRMS TI JEDEC PUBLICATIUN 95 REGISTRATIUN MD-136, VARIATIUNS BC, BE AND BJ.


# Wireless and Satellite Handset Power-Management ICs 

