

# OKI Semiconductor

## MSM514265B/BSL

262,144-Word × 16-Bit DYNAMIC RAM : HYPER PAGE MODE TYPE

### DESCRIPTION

The MSM514265B/BSL is a new generation Dynamic RAM organized as 262,144-word × 16-bit configuration.

The technology used to fabricate the MSM514265B/BSL is OKI's CMOS silicon gate process technology.

The device operates at a single 5V power supply. Its I/O pins are TTL compatible.


### FEATURES

- Silicon gate, quadruple polysilicon CMOS, 1 transistor memory cell
- 262,144-word × 16-bit organization
- Single 5V power supply, ±10% tolerance
- Input: TTL compatible
- Output: TTL compatible, tristate
- Refresh: 512 cycles/8ms, 512 cycles/128ms (SL version)
- Hyper page mode, read modify write capability
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh, Hidden refresh,  $\overline{\text{RAS}}$  only refresh capability
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self-refresh capability (SL version)
- Package :  
40-Pin 400mil Plastic SOJ (SOJ40-P-400)

### PRODUCT FAMILY

Family	Access Time (Max.)				Cycle Time (Min.)	Power Dissipation	
	t <sub>RAC</sub>	t <sub>AA</sub>	t <sub>CAC</sub>	t <sub>OEA</sub>		Operating (Max.)	Standby (Max.)
MSM514265B/BSL-50	50ns	22ns	12ns	12ns	84ns	1210mW	5.5mW/ 1.1mW (SL version)
MSM514265B/BSL-60	60ns	30ns	15ns	15ns	104ns	1100mW	
MSM514265B/BSL-70	70ns	35ns	20ns	20ns	124ns	990mW	


## PIN CONFIGURATION (TOP VIEW)



Pin Name	Function
A0 - A8	Address Input
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{LCAS}}$	Lower Byte Column Address Strobe
$\overline{\text{UCAS}}$	Upper Byte Column Address Strobe
DQ1 - DQ16	Data - Input / Data - Output
$\overline{\text{OE}}$	Output Enable
$\overline{\text{WE}}$	Write Enable
Vcc	Power Supply (5V)
Vss	Ground (0V)
NC	No Connection

Note: Same power supply voltage must be provided to every V<sub>CC</sub> pin, and same GND voltage level must be provided to every V<sub>SS</sub> pin.

**FUNCTIONAL BLOCK DIAGRAM**



**FUNCTIONAL TABLE**

Input Pin					DQ Pin		Functional Mode
RAS	LCAS	UCAS	WE	OE	DQ1 - DQ8	DQ9 - DQ16	
H	*	*	*	*	High-Z	High-Z	Standby
L	H	H	*	*	High-Z	High-Z	Refresh
L	L	H	H	L	D <sub>OUT</sub>	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	D <sub>OUT</sub>	Upper Byte Read
L	L	L	H	L	D <sub>OUT</sub>	D <sub>OUT</sub>	Word Read
L	L	H	L	H	D <sub>IN</sub>	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D <sub>IN</sub>	Upper Byte Write
L	L	L	L	H	D <sub>IN</sub>	D <sub>IN</sub>	Word Write
L	L	L	H	H	High-Z	High-Z	—

**ELECTRICAL CHARACTERISTICS****Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0 to 7.0	V
Short Circuit Output Current	I <sub>OS</sub>	50	mA
Power Dissipation	P <sub>D</sub> *	1	W
Operating Temperature	T <sub>opr</sub>	0 to 70	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C

\*: T<sub>a</sub> = 25°C**Recommended Operating Conditions**(T<sub>a</sub> = 0 to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Power Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4	—	6.5	V
Input Low Voltage	V <sub>IL</sub>	-1.0	—	0.8	V

**Capacitance**(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 25°C, f = 1MHz)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A8)	C <sub>IN1</sub>	—	7	pF
Input Capacitance (RAS, LCAS, UCAS, WE, OE)	C <sub>IN2</sub>	—	7	pF
Output Capacitance (DQ1 - DQ16)	C <sub>I/O</sub>	—	10	pF

DC Characteristics

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 to 70°C)

Parameter	Symbol	Condition	MSM514265B / BSL-50						MSM514265B / BSL-60		MSM514265B / BSL-70		Unit	Note		
			Min.		Max.		Min.		Max.		Min.				Max.	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.				
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2.0mA	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V					
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.0mA	0	0.8	0	0.8	0	0.8	0	0.8	V					
Input Leakage Current	I <sub>LI</sub>	0V ≤ V <sub>I</sub> ≤ 6.5V; All other pins not under test = 0V	-10	10	-10	10	-10	10	-10	10	μA					
Output Leakage Current	I <sub>LO</sub>	DQ <sub>i</sub> Disable 0V ≤ V <sub>O</sub> ≤ 5.5V	-10	10	-10	10	-10	10	-10	10	μA					
Average Power Supply Current (Operating)	I <sub>CC1</sub>	RAS, CAS cycling t <sub>RC</sub> = Min.	—	220	—	200	—	180	—	180	mA	1, 2				
Power Supply Current (Standby)	I <sub>CC2</sub>	RAS, CAS = V <sub>IH</sub>	—	2	—	2	—	2	—	2	mA	1				
		RAS, CAS ≥ V <sub>CC</sub> - 0.2V	—	1	—	1	—	1	—	1	μA	1, 5				
Average Power Supply Current (RAS Only Refresh)	I <sub>CC3</sub>	RAS = cycling CAS = V <sub>IH</sub> t <sub>RC</sub> = Min.	—	220	—	200	—	180	—	180	mA	1, 2				
Power Supply Current (Standby)	I <sub>CC5</sub>	RAS = V <sub>IH</sub> CAS = V <sub>IL</sub> Dout = Enable	—	5	—	5	—	5	—	5	mA	1				
Average Power Supply Current (CAS Before RAS Refresh)	I <sub>CC6</sub>	RAS = cycling CAS before RAS	—	220	—	200	—	180	—	180	mA	1, 2				
Average Power Supply Current (Fast Page Mode)	I <sub>CC7</sub>	RAS = V <sub>IL</sub> CAS cycling t <sub>PC</sub> = Min.	—	220	—	200	—	180	—	180	mA	1, 3				
Average Power Supply Current (Battery Backup)	I <sub>CC10</sub>	t <sub>RC</sub> = 125μs CAS before RAS t <sub>RAS</sub> ≤ 1μs	—	300	—	300	—	300	—	300	μA	1, 2, 4, 5				
Average Power Supply Current (CAS Before RAS Self-refresh)	I <sub>CC8</sub>	RAS ≤ 0.2V CAS ≤ 0.2V	—	200	—	200	—	200	—	200	μA	1, 5				

- Notes:
1. Specified values are obtained with the output open.
  2. Address can be changed once or less while RAS = V<sub>IL</sub>.
  3. Address can be changed once or less while CAS = V<sub>IH</sub>.
  4. V<sub>CC</sub> - 0.2V ≤ V<sub>IH</sub> ≤ 6.5V, -1.0V ≤ V<sub>IL</sub> ≤ 0.2V.
  5. SL version.

## AC Characteristics (1/2)

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 to 70°C) Note 1, 2, 3

Parameter	Symbol	MSM		MSM		MSM		Unit	Note
		514265B/BSL-50		514265B/BSL-60		514265B/BSL-70			
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t <sub>RC</sub>	84	—	104	—	124	—	ns	
Read Modify Write Cycle Time	t <sub>RMW</sub>	109	—	134	—	159	—	ns	
Hyper Page Mode Cycle Time	t <sub>HPC</sub>	20	—	25	—	25	—	ns	
Hyper Page Mode Read Modify Write Cycle Time	t <sub>PRMW</sub>	54	—	67	—	77	—	ns	
Access Time from $\overline{\text{RAS}}$	t <sub>RAC</sub>	—	50	—	60	—	70	ns	4, 5, 6
Access Time from $\overline{\text{CAS}}$	t <sub>CAC</sub>	—	12	—	15	—	20	ns	4, 5
Access Time from Column Address	t <sub>AA</sub>	—	22	—	30	—	35	ns	4, 6
Access Time from $\overline{\text{OE}}$	t <sub>OEa</sub>	—	12	—	15	—	20	ns	4
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>CPA</sub>	—	27	—	35	—	40	ns	4, 13
Output Low Impedance Time from $\overline{\text{CAS}}$	t <sub>CLZ</sub>	0	—	0	—	0	—	ns	4
$\overline{\text{OE}}$ to Data Output Buffer Turn-off Delay Time	t <sub>OEZ</sub>	0	12	0	15	0	20	ns	7
Transition Time	t <sub>T</sub>	1	50	1	50	1	50	ns	3
Refresh Period	t <sub>REF</sub>	—	8	—	8	—	8	ms	
Refresh Period (SL version)	t <sub>REF</sub>	—	128	—	128	—	128	ms	16
$\overline{\text{RAS}}$ Precharge Time	t <sub>RP</sub>	30	—	40	—	50	—	ns	
$\overline{\text{RAS}}$ Pulse Width	t <sub>RAS</sub>	50	10,000	60	10,000	70	10,000	ns	
$\overline{\text{RAS}}$ Pulse Width (Hyper Page Mode)	t <sub>RASP</sub>	50	100,000	60	100,000	70	100,000	ns	
$\overline{\text{RAS}}$ Hold Time	t <sub>RSH</sub>	7	—	10	—	15	—	ns	
$\overline{\text{RAS}}$ Hold Time Reference to $\overline{\text{OE}}$	t <sub>ROH</sub>	7	—	10	—	10	—	ns	
$\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	7	—	10	—	10	—	ns	15
$\overline{\text{CAS}}$ Pulse Width	t <sub>CAS</sub>	7	10,000	10	10,000	10	10,000	ns	
$\overline{\text{CAS}}$ Hold Time	t <sub>CSH</sub>	35	—	40	—	45	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CRP</sub>	5	—	5	—	10	—	ns	13
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RCd</sub>	11	38	14	45	14	50	ns	5
$\overline{\text{RAS}}$ to Column Address Delay Time	t <sub>RAc</sub>	9	28	12	30	12	35	ns	6
$\overline{\text{RAS}}$ to Second $\overline{\text{CAS}}$ Delay Time	t <sub>RSCd</sub>	50	—	60	—	70	—	ns	
Row Address Set-up Time	t <sub>ASR</sub>	0	—	0	—	0	—	ns	
Row Address Hold Time	t <sub>RAH</sub>	7	—	10	—	10	—	ns	
Column Address Set-up Time	t <sub>ASC</sub>	0	—	0	—	0	—	ns	12
Column Address Hold Time	t <sub>CAH</sub>	5	—	7	—	10	—	ns	12
Column Address Hold Time from $\overline{\text{RAS}}$	t <sub>AR</sub>	38	—	45	—	50	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t <sub>RAL</sub>	22	—	30	—	35	—	ns	
Read Command Set-up Time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	12
Read Command Hold Time	t <sub>RCH</sub>	0	—	0	—	0	—	ns	9, 12
Read Command Hold Time Reference to $\overline{\text{RAS}}$	t <sub>RRH</sub>	0	—	0	—	0	—	ns	9

## AC Characteristics (2/2)

(V<sub>CC</sub> = 5V ± 10%, T<sub>a</sub> = 0 to 70°C) Note 1, 2, 3


Parameter	Symbol	MSM 514265B/BSL-50		MSM 514265B/BSL-60		MSM 514265B/BSL-70		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Set-up Time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	10, 12
Write Command Hold Time	t <sub>WCH</sub>	5	—	7	—	7	—	ns	12
Write Command Pulse Width	t <sub>WP</sub>	5	—	7	—	7	—	ns	
Write Command Hold Time from RAS	t <sub>WCR</sub>	38	—	45	—	50	—	ns	
$\overline{OE}$ Command Hold Time	t <sub>OEH</sub>	12	—	15	—	20	—	ns	
Write Command to $\overline{CAS}$ Lead Time	t <sub>CWL</sub>	7	—	9	—	9	—	ns	14
Write Command to $\overline{RAS}$ Lead Time	t <sub>RWL</sub>	7	—	9	—	9	—	ns	
Data-in Set-up Time	t <sub>DS</sub>	0	—	0	—	0	—	ns	11, 12
Data-in Hold Time	t <sub>DH</sub>	5	—	7	—	7	—	ns	11, 12
Data-in Hold Time from RAS	t <sub>DHR</sub>	38	—	45	—	50	—	ns	
$\overline{OE}$ to Data-in Delay Time	t <sub>OED</sub>	12	—	15	—	20	—	ns	
$\overline{CAS}$ to $\overline{WE}$ Delay Time	t <sub>CWD</sub>	28	—	34	—	44	—	ns	10
Column Address to $\overline{WE}$ Delay Time	t <sub>AWD</sub>	38	—	49	—	59	—	ns	10
RAS to $\overline{WE}$ Delay Time	t <sub>RWD</sub>	66	—	79	—	94	—	ns	10
$\overline{CAS}$ Precharge $\overline{WE}$ Delay Time	t <sub>CPWD</sub>	43	—	54	—	64	—	ns	10
$\overline{CAS}$ Active Delay Time from RAS Precharge	t <sub>RPC</sub>	5	—	5	—	5	—	ns	12
RAS to $\overline{CAS}$ Set-up Time (CAS Before RAS)	t <sub>CSR</sub>	5	—	5	—	5	—	ns	12
RAS to $\overline{CAS}$ Hold Time (CAS Before RAS)	t <sub>CHR</sub>	7	—	10	—	10	—	ns	13
$\overline{CAS}$ Precharge Time (Refresh Counter Test)	t <sub>CPT</sub>	20	—	20	—	20	—	ns	13
$\overline{CAS}$ Precharge Time	t <sub>CPN</sub>	10	—	10	—	10	—	ns	15
RAS Pulse Width (CAS Before RAS Self-refresh)	t <sub>RASS</sub>	100	—	100	—	100	—	μs	16
RAS Precharge Time (CAS Before RAS Self-refresh)	t <sub>RPS</sub>	84	—	104	—	124	—	ns	16
$\overline{CAS}$ Hold Time (CAS Before RAS Self-refresh)	t <sub>CHS</sub>	-50	—	-50	—	-50	—	ns	16
Data Output Hold After $\overline{CAS}$ Low	t <sub>DOH</sub>	5	—	5	—	5	—	ns	
$\overline{CAS}$ to Data Output Buffer Turn-off Delay Time	t <sub>CEZ</sub>	0	12	0	15	0	20	ns	7, 8
RAS to Data Output Buffer Turn-off Delay Time	t <sub>REZ</sub>	0	12	0	15	0	20	ns	7, 8
$\overline{WE}$ to Data Output Buffer Turn-off Delay Time	t <sub>WEZ</sub>	0	12	0	15	0	20	ns	7
$\overline{OE}$ Hold Time from $\overline{CAS}$ (Dout Disable)	t <sub>CHO</sub>	5	—	5	—	10	—	ns	
$\overline{OE}$ Precharge Time	t <sub>OEP</sub>	7	—	10	—	10	—	ns	
$\overline{OE}$ Command Hold Time	t <sub>OCH</sub>	7	—	10	—	10	—	ns	
$\overline{WE}$ Pulse Width (Dout Disable)	t <sub>WPE</sub>	5	—	7	—	7	—	ns	

- Notes:
1. An initial pause of 200 $\mu$ s is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles (Example:  $\overline{\text{RAS}}$  only refresh) before proper device operation is achieved.
  2. The AC characteristics assume  $t_T = 2\text{ns}$ .
  3.  $V_{IH}(\text{Min.})$  and  $V_{IL}(\text{Max.})$  are reference levels of input signals for timing measurement. Transition times( $t_T$ ) are measured between  $V_{IH}$  and  $V_{IL}$ .
  4. Measured with a load circuit equivalent to 1 TTL loads and 50pF.
  5. Operation within the  $t_{\text{RCD}}(\text{Max.})$  limit insures that  $t_{\text{RAC}}(\text{Max.})$  can be met.  $t_{\text{RCD}}(\text{Max.})$  is specified as a reference point only: if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{Max.})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
  6. Operation within the  $t_{\text{RAD}}(\text{Max.})$  limit insures that  $t_{\text{RAC}}(\text{Max.})$  can be met.  $t_{\text{RAD}}(\text{Max.})$  is specified as a reference point only: if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{Max.})$  limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
  7.  $t_{\text{CEZ}}(\text{Max.})$ ,  $t_{\text{REZ}}(\text{Max.})$ ,  $t_{\text{WEZ}}(\text{Max.})$  and  $t_{\text{OEZ}}(\text{Max.})$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
  8. Both  $t_{\text{CEZ}}$  and  $t_{\text{REZ}}$  must be satisfied for the open circuit condition.
  9. Either  $t_{\text{RRH}}$  and  $t_{\text{RCH}}$  must be satisfied for a read cycle.
  10.  $t_{\text{WCS}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{AWD}}$  and  $t_{\text{CPWD}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{Min.})$ , the cycle is an early write cycle and data out will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{Min.})$ ,  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{Min.})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{Min.})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{Min.})$ , the cycle is a read modify write cycle and data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  11. These parameters are referenced to  $\overline{\text{UCAS}}$ ,  $\overline{\text{LCAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a  $\overline{\text{OE}}$  control write cycle or a read modify write cycle.
  12.  $t_{\text{ASC}}$ ,  $t_{\text{CAH}}$ ,  $t_{\text{RCS}}$ ,  $t_{\text{RCH}}$ ,  $t_{\text{WCS}}$ ,  $t_{\text{DS}}$ ,  $t_{\text{DH}}$ ,  $t_{\text{CSR}}$  and  $t_{\text{RPC}}$  are determined by the earlier falling edge of  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ .
  13.  $t_{\text{CRP}}$ ,  $t_{\text{CHR}}$  and  $t_{\text{CPA}}$  are determined by the later rising edge of  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ .
  14.  $t_{\text{CWL}}$  should be satisfied by both  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .
  15.  $t_{\text{CPN}}$ ,  $t_{\text{CP}}$  and  $t_{\text{CPT}}$  are determined by the time that both  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  are high.
  16. SL version.




**TIMING WAVEFORM**


**Read Cycle**




**Write Cycle (Early Write)**




Write Cycle ( $\overline{OE}$  Control Write)




Read Modify Write Cycle



Hyper Page Mode Read Cycle (Part-1)




Hyper Page Mode Read Cycle (Part-2)







**RAS-only Refresh Cycle**




**CAS Before RAS Auto Refresh Cycle**



Hidden Refresh Read Cycle



Hidden Refresh Write Cycle



**CAS Before RAS Self-refresh Cycle**

