[⊗]ZiLŒ

CUSTOMERPROCUREMENTSPECIFICATION

Z86C15 CMOS Z8® 8-BIT MCU KEYBOARDCONTROLLER

FEATURES

ROM	RAM*	I/O	Speed	Pin Count /
(Kbytes)	(Bytes)	Lines	(MHz)	Package
4	236	32	5	40 DIP 44 PLCC 44 QFP

* General-Purpose

- n 4.5- to 5.5-Volt Operating Range
- n 0°C to 70°C Operating Temperature Range
- n Expanded Register File
- n Low-Power Consumption: 30 mW @ 5 MHz Typical

- n Six Vectored, Priority Interrupts from Six Different Sources
- n Two Programmable 8-Bit Counter/Timers, Each with 6-Bit Programmable Prescaler
- n Power-On Reset (POR) Timer, Hardware Watch-Dog Timer (WDT)
- n Digital Inputs CMOS Levels with Internal Pull-Up Resistors
- n Four Direct Connect LED Drive Ports
- n On-Chip RC Oscillator, 4 MHz to 5 MHz

GENERAL DESCRIPTION

The Z86C15 Keyboard Controller is a full-featured member of the Z8[®] microcontroller family offering a unique register-to-register architecture that avoids accumulator bottlenecks and is more code efficient than RISC processors.

For applications demanding powerful I/O capabilities, the Z86C15 provides 32 pins dedicated to input and output. These lines are grouped into four ports, each port consisting of eight lines, and are configurable under software control to provide timing, status signals, and serial or parallel I/O ports.

Two on-chip counter/timers, with a large number of userselectable modes, are available to relieve the system of administering real-time tasks, such as counting/timing and I/O datacommunications.

Six different internal or external interrupt sources are maskable and prioritized so a vectored address is provided for efficient interrupt subroutine handling and multitasking functions. The Z86C15 achieves low-EMI by means of several modifications in the output drivers and clock circuitry of the device.

By means of an expanded register file, the designer has access to three additional system control registers that provide extra peripheral devices, I/O ports, and register addresses (see Functional Block Diagram).


Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GND	V _{SS}

GENERAL DESCRIPTION (Continued)



Z86C15 Functional Block Diagram

PIN IDENTIFICATION




^{*}Note: Pin 8 is connected to the chip, although it is used only for testing. This pin *must* float.


40-Pin DIP Pin Configuration

40-Pin DIP Pin Identification

Pin #	Symbol	Function	Direction	Pin #	Symbol	Function	Direction
1	V _{cc}	Power Supply	Input	11	GND	Ground	
2	CLKOUT	Z8 System Clock	Output	12	P32	Port 3, Pin 2	Input
3	RCIN	RC Oscillator Clock	Input	13-20	P00-P07	Port 0, Pins 0,1,2,3,4,5,6,7	In/Output
4	P37	Port 3, Pin 7	Output	21-28	P10-P17	Port 1, Pins 0,1,2,3,4,5,6,7	In/Output
5	P30	Port 3, Pin 0	Input	29	P34	Port 3, Pin 4	Output
6	/RESET	Reset	Input	30	P33	Port 3, Pin 3	Input
7	AGND	Analog Ground		31-38	P20-P27	Port 2, Pins 0,1,2,3,4,5,6,7	In/Output
*8	NC	Not Connected		39	P31	Port 3, Pin 1	Input
9	/WDTOUT	Watch-Dog Timer	Output	40	P36	Port 3, Pin 6	Output
10	P35	Port 3, Pin 5	Output				

PIN IDENTIFICATION (Continued)







44-Pin PLCC Pin Assignments

44-Pin PLCC Pin Identification

Pin #	Symbol	Function	Direction	Pin #	Symbol	Function	Direction
1	V _{cc}	Power Supply	Input	14-16	P00-P02	Port 0, Pins 0, 1, 2	In/Output
2	CLKOUT	Z8 System Clock	Output	17	N/C	Not Connected	
3	RCIN	RC Oscillator Clock	Input	18-22	P03-P07	Port 0, Pins 3, 4, 5, 6, 7	In/Output
4	P37	Port 3, Pin 7	Output	23-27	P10-P14	Port 1, Pins 0, 1, 2, 3, 4	In/Output
5	P30	Port 3, Pin 0	Input	28	N/C	Not Connected	
6	N/C	Not Connected		29-31	P15-P17	Port 1, Pins 5, 6, 7	In/Output
7	/RESET	Reset	Input	32	P34	Port 3, Pin 4	Output
8	AGND	Analog Ground	-	33	P33	Port 3, Pin 3	Input
*9	N/C	Not Connected		34-38	P20-P24	Port 2, Pins 0, 1, 2, 3, 4	In/Output
10	/WDTOUT	Watch-Dog Timer	Output	39	N/C	Not Connected	-
11	P35	Port 3, Pin 5	Output	40-42	P25-P27	Port 2, Pins 5, 6, 7	In/Output
12	GND	Ground	*	43	P31	Port 3, Pin 1	Input
13	P32	Port 3, Pin 2	Input	44	P36	Port 3, Pin 6	Output





44-Pin QFP Pin Assignments

44-Pin QFP Pin Identification

Pin #	Symbol	Function	Direction	Pin #	Symbol	Function	Direction
1	/RESET	Reset	Input	26	P34	Port 3, Pin 4	Output
2	AGND	Analog Ground		27	P33	Port 3, Pin 3	Input
*3	N/C	Not Connected		28-32	P20-P24	Port 2, Pins 0, 1, 2, 3, 4	In/Output
4	/WDTOUT	Watch-Dog Timer	Output	33	N/C	Not Connected	-
5	P35	Port 3, Pin 5	Output	34-36	P25-P27	Port 2, Pins 5, 6, 7	In/Output
6	GND	Ground		37	P31	Port 3, Pin 1	Input
7	P32	Port 3, Pin 2	Input	38	P36	Port 36	Output
8-10	P00-P02	Port 0, Pins 0, 1, 2	In/Output	39	V _{cc}	Power Supply	-
11	N/C	Not Connected	Input	40	CLKOUT	Z8 System Clock	Output
12-16	P03-P07	Port 0, Pins 3,4,5,6,7	In/Output	41	RCIN	RC Oscillator Clock	Input
17-21	P10-P14	Port 1, Pins 0,1,2,3,4	In/Output	42	P37	Port 3, Pin 7	Output
22	N/C	Not Connected	-	43	P30	Port 3, Pin 0	Input
23-25	P15-P17	Port 1, Pins 5, 6,7	In/Output	44	N/C	Not Connected	-

ABSOLUTE MAXIMUM RATINGS


Symbol	Description	Min	Мах	Units
V _{cc}	Supply Voltage*	-0.3	+7.0	V
V _{CC} T _{STG}	Storage Temp	-65	+150	°C
T _A	Oper Ambient Temp	0	+105	°C

Notes:

* Voltage on all pins with respect to GND.

STANDARD TEST CONDITIONS

Standard Test Conditions. The characteristics listed here apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Test Load).



Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods

may affect device reliability.



CAPACITANCE

 $T_A = 25^{\circ}C$; $V_{CC} = GND = 0V$; f = 1.0 MHz; unmeasured pins returned to GND.

Parameter	Мах
Input Capacitance	12 pF
Output Capacitance	12 pF
I/O Capacitance	12 pF

FREQUENCY

Frequency 4 MHz – 5 MHz Tolerance $\pm 10\%$

Frequency tolerance limit only applies to the packaged device and not die or wafer.

DC CHARACTERISTICS (Z86C15) $V_{cc} = 5.0V \pm 10\%$ @ 0°C to +70°C

	D			Typical		0 IVI
Sym	Parameter	Min	Мах	@ 25°C	Unit	Condition
V _{CH}	Clock Input High Voltage	0.7 V _{cc}	$V_{\rm CC}$ to +0.3V	2.5	v	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	GND -0.3	0.2 V _{CC}	1.5	V	Driven by External Clock Generator
V _{IH}	Input High Voltage	$0.7 V_{cc}$	$V_{CC} + 0.3$	2.5	V	
V _⊥	Input Low Voltage	GND -0.3	$0.2V_{\rm cc}$	1.5	V	
V _{RH}	Reset Input High Voltage	0.8 V _{cc}	V _{cc}	2.1	V	
V _{DI}	Reset Input Low Voltage	GND -0.3	$0.2 \ \widetilde{V}_{cc}$	1.7	V	
V _{OU}	Output High Voltage	V _{cc} -0.4		3.1	V	$I_{OH} = -2.0 \text{ mA}$
V	Output High Voltage	V _{cc} 0.6			V	$I_{OH} = -2.0 \text{ mA}$ (See note [1] below.)
V	Output Low Voltage		0.8		V	$I_{OL}^{OH} = 4 \text{ mA}$ (See note [1] below.)
V _{OL}	Output Low Voltage		.4		V	$I_{oL} = 4 \text{ mA}$
I	Output Low	8	20		mA	$V_{OL} = V_{CC} - 2.2 V$ (See note [1] below.)
I	Input Leakage	-1	1	<1	μΑ	$V_{IN} = 0V, 5.25V$ (See note [2] beow.)
I _{OL}	Output Leakage	$^{-1}$	1	<1	μA	$V_{IN} = 0V, 5.25V$
I _{CC}	V _{CC} Supply Current		12	6	mA	@ 5.0 MHz
POR	Power On Reset	84	196	140	m s	
I _{CC1}	Standby Current		4	2.0	mA	HALT mode $V_{IN} = 0V$, $V_{CC} @ 5 MHz$
I _{CC2}	Standby Current		20		μΑ	STOP mode $V_{IN} = 0V$
R _P	Pull Up Resistor	6.76	14.04	10.4	Kohm	
R _P	Pull Up Resistor					
-	(P26-P27)	1.8	3	2.4	Kohm	
R _P	Pull Up Resistor					
-	(Reset)	40	80	60	Kohm	

Note:

[1] Ports P37-P34. These may be used for LEDs or as general-purpose

outputs requiring high sink current.

[2] Input pin without pull-up resistor.

AC ELECTRICAL CHARACTERISTICS (Z86C15) Additional Timing Table

			V _{cc}	~	T _A = 0°C to +70°C 5 MHz		
No	Symbol	Parameter	Note [4]	Min	Max	Units	Notes [1] [1] [1] [1] [1] [1] [1] [1] [1] [1,2] [1,3] [1,2] [1,3] [1,2] Reg. SMR - D5=0 Reg. SMR - D5=0 Reg. SMR - D5=1 [4] [5]
1	TpC	Input Clock Period	5.0V	125	100000	n s	[1]
2	TrC,TfC	Clock Input Rise & Fall Times	5.0V		25	n s	[1]
3	TwC	Input Clock Width	5.0V	37		n s	[1]
4	TwTinL	Timer Input Low Width	5.0V	70		n s	[1]
5	TwTinH	Timer Input High Width	5.0V	2.5TpC			[1]
6	TpTin	Timer Input Period	5.0V	4TpC			[1]
7	TrTin	Timer Input Rise & Fall Timer	5.0V		100	n s	[1]
8A	TwIL	Int. Request Low Time	5.0V	70		n s	[1,2]
8B	TwIL	Int. Request Low Time	5.0V	3TpC			[1,3]
9	TwIH	Int. Request Input High Time	5.0V	3TpC			[1,2]
10	Twsm	STOP Mode Recovery Width Spec	5.0V	20		n s	-
			5.0V	5TpC			-
11	Tost	Oscillator Startup Time	5.0V		5TpC		[4]
12	Twdt	Watch-Dog Timer Delay Time	5.0V	2		m s	[5]
			5.0V	4		m s	[6]
			5.0V	8		m s	[7]
			5.0V	32		m s	[8]

Notes:

[1] Timing Reference uses 0.7 V_{cc} for a logic 1 and 0.2 V_{cc} for a logic 0. [2] Interrupt request via Port 3 (P31-P33).


[3] Interrupt request via Port 3 (P30).
[4] SMR-D5 = 0.

[5] D1 = 0, D0 = 0. {Reg. WDTMR)

[6] D1 = 0, D0 = 1.{Reg. WDTMR)

[7] D1 = 1, D0 = 0. {Reg. WDTMR) [8] D1 = 1, D0 = 1.{Reg. WDTMR)

AC ELECTRICAL CHARACTERISTICS Additional Timing Diagram



© 1995 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com