




The RF MOSFET Line
RF Power Field-Effect Transistor
N-Channel Enhancement-Mode

Designed for power amplifier applications in industrial, commercial and amateur radio equipment to 175 MHz.

- Superior High Order IMD
- Specified 50 Volts, 30 MHz Characteristics
Output Power = 30 Watts
Power Gain = 18 dB (Typ)
Efficiency = 40% (Typ)
- IMD_(d3) (30 W PEP) — -35 dB (Typ)
- IMD_(d11) (30 W PEP) — -60 dB (Typ)
- 100% Tested For Load Mismatch At All Phase Angles With 30:1 VSWR



MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	120	Vdc
Drain-Gate Voltage	V _{DGO}	120	Vdc
Gate-Source Voltage	V _{GS}	±40	Vdc
Drain Current — Continuous	I _D	6.0	Adc
Total Device Dissipation @ T _C = 25°C Derate above 25°C	P _D	115 0.66	Watts W/°C
Storage Temperature Range	T _{stg}	-65 to +150	°C
Operating Junction Temperature	T _J	200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	R _{θJC}	1.52	°C/W

Handling and Packaging — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted.)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

OFF CHARACTERISTICS

Drain–Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 10$ mA)	$V_{(BR)DSS}$	125	—	—	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = 50$ V, $V_{GS} = 0$)	I_{DSS}	—	—	1.0	mAdc
Gate–Body Leakage Current ($V_{GS} = 20$ V, $V_{DS} = 0$)	I_{GSS}	—	—	100	nAdc

ON CHARACTERISTICS

Gate Threshold Voltage ($V_{DS} = 10$ V, $I_D = 10$ mA)	$V_{GS(th)}$	1.0	3.0	5.0	Vdc
Drain–Source On–Voltage ($V_{GS} = 10$ V, $I_D = 2.5$ A)	$V_{DS(on)}$	1.0	3.0	5.0	Vdc
Forward Transconductance ($V_{DS} = 10$ V, $I_D = 2.5$ A)	g_{fs}	0.8	1.2	—	mhos

DYNAMIC CHARACTERISTICS

Input Capacitance ($V_{DS} = 50$ V, $V_{GS} = 0$, $f = 1.0$ MHz)	C_{iss}	—	50	—	pF
Output Capacitance ($V_{DS} = 50$ V, $V_{GS} = 0$, $f = 1.0$ MHz)	C_{oss}	—	35	—	pF
Reverse Transfer Capacitance ($V_{DS} = 50$ V, $V_{GS} = 0$, $f = 1.0$ MHz)	C_{rss}	—	8.0	—	pF

FUNCTIONAL TESTS (SSB)


Common Source Amplifier Power Gain ($V_{DD} = 50$ V, $P_{out} = 30$ W (PEP), $I_{DQ} = 100$ mA)	(30 MHz) (175 MHz)	G_{ps}	— —	18 15	— —	dB
Drain Efficiency ($V_{DD} = 50$ V, $f = 30$ MHz, $I_{DQ} = 100$ mA)	(30 W PEP) (30 W CW)	η	— —	40 50	— —	%
Intermodulation Distortion ($V_{DD} = 50$ V, $P_{out} = 30$ W (PEP), $f = 30$; 30.001 MHz, $I_{DQ} = 100$ mA)		IMD(d3) IMD(d11)	— —	–35 –60	— —	dB
Load Mismatch ($V_{DD} = 50$ V, $P_{out} = 30$ W (PEP), $f = 30$; 30.001 MHz, $I_{DQ} = 100$ mA, VSWR 30:1 at all Phase Angles)		ψ	No Degradation in Output Power			

CLASS A PERFORMANCE

Intermodulation Distortion (1) and Power Gain ($V_{DD} = 50$ V, $P_{out} = 10$ W (PEP), $f_1 = 30$ MHz, $f_2 = 30.001$ MHz, $I_{DQ} = 1.0$ A)	G_{ps} IMD(d3) IMD(d9–13)	— — —	20 –50 –70	— — —	dB
------------------------------------------------------------------------------------------------------------------------------------------------------	-----------------------------------	-------------	------------------	-------------	----

NOTE:

- To MIL–STD–1311 Version A, Test Method 2204B, Two Tone, Reference Each Tone.



C1, C2, C3, C4, C5, C6 — 0.1 μF Ceramic Chip or Equivalent
 C7 — 10 μF , 100 V Electrolytic
 C8 — 100 pF Dipped Mica
 L1 — VK200 20/4B Ferrite Choke or Equivalent (3.0 μH)
 L2 — Ferrite Bead(s), 2.0 μH

R1, R2 — 200 Ω , 1/2 W Carbon
 R3 — 4.7 Ω , 1/2 W Carbon
 R4 — 470 Ω , 1.0 W Carbon
 T1 — 4:1 Impedance Transformer
 T2 — 1:2 Impedance Transformer

Figure 1. 2.0 to 50 MHz Broadband Test Circuit




Figure 2. Power Gain versus Frequency




Figure 3. Output Power versus Input Power




Figure 4. IMD versus Pout




Figure 5. Common Source Unity Gain Frequency versus Drain Current




Figure 6. 150 MHz Test Circuit




Figure 7. Gate Voltage versus Drain Current





Figure 8. DC Safe Operating Area (SOA)



Z_{OL}^* = Conjugate of the optimum load impedance into which the device output operates at a given output power, voltage and frequency.

Figure 9. Impedance Coordinates — 50 Ohm Characteristic Impedance


RF POWER MOSFET CONSIDERATIONS

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between the terminals. The metal oxide gate structure determines the capacitors from gate-to-drain (C_{gd}), and gate-to-source (C_{gs}). The PN junction formed during the fabrication of the RF MOSFET results in a junction capacitance from drain-to-source (C_{ds}).

These capacitances are characterized as input (C_{iss}), output (C_{oss}) and reverse transfer (C_{rss}) capacitances on data sheets. The relationships between the inter-terminal capacitances and those given on data sheets are shown below. The C_{iss} can be specified in two ways:

1. Drain shorted to source and positive voltage at the gate.
2. Positive voltage of the drain in respect to source and zero volts at the gate. In the latter case the numbers are lower. However, neither method represents the actual operating conditions in RF applications.



LINEARITY AND GAIN CHARACTERISTICS

In addition to the typical IMD and power gain data presented, Figure 5 may give the designer additional information on the capabilities of this device. The graph represents the small signal unity current gain frequency at a given drain current level. This is equivalent to f_T for bipolar transistors.

Since this test is performed at a fast sweep speed, heating of the device does not occur. Thus, in normal use, the higher temperatures may degrade these characteristics to some extent.

DRAIN CHARACTERISTICS

One figure of merit for a FET is its static resistance in the full-on condition. This on-resistance, $V_{DS(on)}$, occurs in the linear region of the output characteristic and is specified under specific test conditions for gate-source voltage and drain current. For MOSFETs, $V_{DS(on)}$ has a positive temperature coefficient and constitutes an important design consideration at high temperatures, because it contributes to the power dissipation within the device.

GATE CHARACTERISTICS

The gate of the RF MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The input resistance is very high — on the order of 10^9 ohms — resulting in a leakage current of a few nanoamperes.

Gate control is achieved by applying a positive voltage slightly in excess of the gate-to-source threshold voltage, $V_{GS(th)}$.

Gate Voltage Rating — Never exceed the gate voltage rating. Exceeding the rated V_{GS} can result in permanent damage to the oxide layer in the gate region.


Gate Termination — The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the devices due to voltage build-up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate-to-source. If gate protection is required, an external zener diode is recommended.

EQUIVALENT TRANSISTOR PARAMETER TERMINOLOGY

Collector	Drain
Emitter	Source
Base	Gate
$V_{(BR)CES}$	$V_{(BR)DSS}$
V_{CBO}	V_{DGO}
I_C	I_D
I_{CES}	I_{DSS}
I_{EBO}	I_{GSS}
$V_{BE(on)}$	$V_{GS(th)}$
$V_{CE(sat)}$	$V_{DS(on)}$
C_{ib}	C_{iss}
C_{ob}	C_{oss}
h_{fe}	g_{fs}
$R_{CE(sat)} = \frac{V_{CE(sat)}}{I_C}$	$r_{DS(on)} = \frac{V_{DS(on)}}{I_D}$

PACKAGE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.960	0.990	24.39	25.14
B	0.370	0.390	9.40	9.90
C	0.229	0.281	5.82	7.13
D	0.215	0.235	5.47	5.96
E	0.085	0.105	2.16	2.66
H	0.150	0.108	3.81	4.57
J	0.004	0.006	0.11	0.15
K	0.395	0.405	10.04	10.28
M	40°	50°	40°	50°
Q	0.113	0.130	2.88	3.30
R	0.245	0.255	6.23	6.47
S	0.790	0.810	20.07	20.57
U	0.720	0.730	18.29	18.54

- STYLE 2:
 PIN 1. SOURCE
 2. GATE
 3. SOURCE
 4. DRAIN

**CASE 211-07
 ISSUE N**

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution;
 P.O. Box 20912; Phoenix, Arizona 85036. 1-800-441-2447

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, Toshikatsu Otsuki,
 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 03-3521-8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244-6609
INTERNET: http://Design-NET.com

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MRF148/D

