

DATA SHEET

TDA9812

Multistandard VIF-PLL and
FM-PLL/AM demodulator

Preliminary specification
File under Integrated Circuits, IC02

1995 Mar 21

Philips Semiconductors



PHILIPS

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

FEATURES

- 5 V positive supply voltage
- Gain controlled wide band VIF-amplifier (AC-coupled)
- True synchronous demodulation with active carrier regeneration (very linear demodulation, good intermodulation figures, reduced harmonics, excellent pulse response)
- Gated phase detector for L/L accent standard
- VCO frequency switchable between L and L accent (alignment external) picture carrier frequency
- Separate video amplifier for sound trap buffering with high video bandwidth
- VIF AGC detector for gain control, operating as peak sync detector for B/G (optional external AGC) and peak white detector for L; signal controlled reaction time for L
- Tuner AGC with adjustable Take Over Point (TOP)
- AFC detector without extra reference circuit
- AC-coupled limiter amplifier for sound intercarrier signal
- Alignment-free FM-PLL demodulator with high linearity, switchable de-emphasis for FM
- AM-SIF AGC detector for gain controlled SIF amplifier
- AM demodulator without extra reference circuit
- Stabilizer circuit for ripple rejection and to achieve constant output signals.

GENERAL DESCRIPTION

The TDA9812/T is an integrated circuit for multistandard vision IF signal processing and AM and FM sound demodulation in TV and VTR sets.

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
TDA9812	SDIP32	plastic shrink dual in-line package; 32 leads (400 mil)	SOT232-1
TDA9812T	SO28	plastic small outline package; 28 leads body width 7.5 mm	SOT136-1

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_P	supply voltage		4.5	5	5.5	V
I_P	supply current		82	96	110	mA
$V_{i\text{ VIF(rms)}}$	vision IF input signal voltage sensitivity (RMS value)	-1 dB video at output	-	60	100	μV
$V_{o\text{ CVBS(p-p)}}$	CVBS output signal voltage (peak-to-peak value)		1.7	2.0	2.3	V
B_{-3}	-3 dB video bandwidth on pin CVBS	B/G and L standard; $C_L < 20\text{ pF}$; $R_L > 1\text{ k}\Omega$; AC load	7	8	-	MHz
S/N(W)	weighted signal-to-noise ratio for video		56	60	-	dB
$IM_{\alpha 1.1}$	intermodulation attenuation at 'blue'	$f = 1.1\text{ MHz}$	58	64	-	dB
$IM_{\alpha 3.3}$	intermodulation attenuation at 'blue'	$f = 3.3\text{ MHz}$	58	64	-	dB
$\alpha_{H(\text{sup})}$	suppression of harmonics in video signal		35	40	-	dB
$V_{i\text{ SIF(rms)}}$	sound IF input signal voltage sensitivity (RMS value)	-3 dB video at AF output	-	70	100	μV
$V_{o(\text{rms})}$	audio output signal voltage for FM (RMS value)	B/G standard; 54% modulation	-	0.5	-	V
	audio output signal voltage for AM (RMS value)	L standard; 54% modulation	-	0.5	-	V
THD	total harmonic distortion	54% modulation				
	FM		-	0.15	0.5	%
	AM		-	0.5	1.0	%
S/N (W)	weighted signal-to-noise ratio	54% modulation				
	FM		-	60	-	dB
	AM		47	53	-	dB

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

BLOCK DIAGRAM




Fig.1 Block diagram (TDA9812T pinning in parenthesis).

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

PINNING

SYMBOL	PIN SDIP32	PIN SO28	DESCRIPTION
$V_{i\ VIF1}$	1	1	VIF differential input signal voltage 1
$V_{i\ VIF2}$	2	2	VIF differential input signal voltage 2
C_{BL}	3	3	black level detector
n.c.	4	–	not connected
n.c.	5	–	not connected
TADJ	6	4	tuner AGC take-over adjust (TOP)
T_{PLL}	7	5	PLL loop filter
C_{SAGC}	8	6	SIF AGC capacitor
STD	9	7	standard switch
$V_{o\ CVBS}$	10	8	CVBS output signal voltage
LSWI	11	9	L/L accent switch
$V_{o\ AF}$	12	10	audio voltage frequency output
$DEEM_I$	13	11	de-emphasis input
$DEEM_O$	14	12	de-emphasis output
C_{DEC}	15	13	decoupling capacitor
n.c.	16	14	not connected
$V_{i\ FM}$	17	15	sound intercarrier input voltage
n.c.	18	–	not connected
TAGC	19	16	tuner AGC output
$V_{o(int)}$	20	17	sound intercarrier output voltage
$V_{o(vid)}$	21	18	composite video output voltage
$V_{i(vid)}$	22	19	video buffer input voltage
AFC	23	20	AFC output
VCO1	24	21	VCO1 reference circuit for $2f_{PC}$
VCO2	25	22	VCO2 reference circuit for $2f_{PC}$
C_{ref}	26	23	$\frac{1}{2}V_P$ reference capacitor
GND	27	24	ground
C_{VAGC}	28	25	VIF AGC capacitor
V_P	29	26	supply voltage
n.c.	30	–	not connected
$V_{i\ SIF1}$	31	27	SIF differential input signal voltage 1
$V_{i\ SIF2}$	32	28	SIF differential input signal voltage 2

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812




Fig.2 Pin configuration (SDIP32).




Fig.3 Pin configuration (SO28).

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

FUNCTIONAL DESCRIPTION

Vision IF amplifier

The vision IF amplifier consists of three AC-coupled differential amplifier stages. Each differential stage comprises a feedback network controlled by emitter degeneration.

Tuner and VIF AGC

The AGC capacitor voltage is transferred to an internal IF control signal, and is fed to the tuner AGC to generate the tuner AGC output current (open-collector output). The tuner AGC take-over point can be adjusted. This allows the tuner and the SWIF filter to be matched to achieve the optimum IF input level.

The AGC detector charges/discharges the AGC capacitor to the required voltage for setting of VIF and tuner gain in order to keep the video signal at a constant level.

Therefore for negative video modulation the sync level and for positive video modulation the peak white level of the video signal is detected. In order to reduce the reaction time for positive modulation, where a very large time constant is needed, an additional level detector increases the discharging current of the AGC capacitor (fast mode) in the event of a decreasing VIF amplitude step. The additional level information is given by the black-level detector voltage.

Frequency-Phase detector (FPLL)

The VIF-amplifier output signal is fed into a frequency detector and into a phase detector via a limiting amplifier. During acquisition the frequency detector produces a DC current proportional to the frequency difference between the input and the VCO signal. After frequency lock-in the phase detector produces a DC current proportional to the phase difference between the VCO and the input signal. The DC current of either frequency detector or phase detector is converted into a DC voltage via the loop filter, which controls the VCO frequency. In the event of positive modulated signals the phase detector is gated by composite sync in order to avoid signal distortion for overmodulated VIF signals.

VCO, travelling wave divider and AFC

The VCO operates with a resonance circuit (with L and C in parallel) at double the PC frequency. The VCO is controlled by two integrated variable capacitors. The control voltage required to tune the VCO from its free-running frequency to actually double the PC frequency is generated by the Frequency-Phase detector and fed via the loop filter to the first variable capacitor (FPLL). This control voltage is amplified and additionally converted into a current which represents the AFC output signal. The VCO centre frequency can be decreased (required for L/L accent standard) by activating an additional internal capacitor. This is achieved by using the L/L accent switch. In this event the second variable capacitor can be controlled by a variable resistor at the L/L accent switch for setting the VCO centre frequency to the required L/L accent value. At centre frequency the AFC output current is equal to zero.

The oscillator signal is divided-by-two with a Travelling Wave Divider (TWD) which generates two differential output signals with a 90 degree phase difference independent of the frequency.

Video demodulator and amplifier

The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The vision IF input signal is multiplied with the 'in phase' signal of the travelling wave divider output. In the demodulator stage the video signal polarity can be switched in accordance with the TV standard.

The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the video amplifier. The video amplifier is realized by an operational amplifier with internal feedback and high bandwidth. A low-pass filter is integrated to achieve an attenuation of the carrier harmonics for B/G and L standard. The standard dependent level shift in this stage delivers the same sync level for positive and negative modulation. The video output signal is 1 V (p-p) for nominal vision IF modulation.

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

Video buffer

For an easy adaption of the sound traps an operational amplifier with internal feedback is used in the event of B/G and L standard. This amplifier is featured with a high bandwidth and 7 dB gain. The input impedance is adapted for operating in combination with ceramic sound traps. The output stage delivers a nominal 2 V (p-p) positive video signal. Noise clipping is provided.

SIF amplifier and AGC for AM sound

The sound IF amplifier consists of two AC-coupled differential amplifier stages. Each differential stage comprises a controlled feedback network provided by emitter degeneration.

The SIF AGC detector is related to the SIF input signals (average level of AM carrier) and controls the SIF amplifier to provide a constant SIF signal to the AM demodulator. The SIF AGC reaction time is set to 'slow' for nominal video conditions. But with a decreasing VIF amplitude step the SIF AGC is set to 'fast' mode controlled by the VIF AGC detector.

Intercarrier mixer

The intercarrier mixer is realized by a multiplier. The VIF amplifier output signal is fed to the intercarrier mixer and converted to intercarrier frequency by the regenerated picture carrier (VCO). The mixer output signal is fed via a high-pass for attenuation of the video signal components.

AM demodulator

The AM demodulator is realized by a multiplier. The modulated SIF amplifier output signal is multiplied in phase with the limited (AM is removed) SIF amplifier output signal. The demodulator output signal is fed via an integrated low-pass filter for attenuation of the carrier harmonics to the AF amplifier.

FM detector

The FM detector consists of a limiter, an FM-PLL and an AF amplifier. The limiter provides the amplification and limitation of the FM sound intercarrier signal before demodulation. The result is high sensitivity and AM suppression. The amplifier consists of 7 stages which are internally AC-coupled in order to minimize the DC offset and to save pins for DC decoupling.

The FM-PLL consists of an integrated relaxation oscillator, an integrated loop filter and a phase detector. The oscillator is locked to the FM intercarrier signal, output from the limiter. As a result of locking, the oscillator frequency tracks with the modulation of the input signal and the oscillator control voltage is superimposed by the AF voltage. The FM-PLL operates as an FM-demodulator

The AF amplifier consists of two parts:

- The AF preamplifier for FM sound is an operational amplifier with internal feedback, high gain and high common mode rejection. The AF voltage from the PLL demodulator, by principle a small output signal, is amplified by approximately 33 dB. The low-pass characteristic of the amplifier reduces the harmonics of the intercarrier signal at the sound output terminal, at which the de-emphasis network for FM sound is applied. An additional DC control circuit is implemented to keep the DC level constant, independent of process spread.
- The AF output amplifier (10 dB) provides the required output level by a rail-to-rail output stage. This amplifier makes use of an input selector for switching to AM, FM de-emphasis or mute state, controlled by the standard switching voltage and the mute switching voltage.

Internal voltage stabilizer and $\frac{1}{2}V_P$ -reference

The bandgap circuit internally generates a voltage of approximately 1.25 V, independent of supply voltage and temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.6 V which is used as an internal reference voltage.

For all audio output signals the constant reference voltage cannot be used because large output signals are required. Therefore these signals refer to half the supply voltage to achieve a symmetrical headroom, especially for the rail-to-rail output stage. For ripple and noise attenuation the $\frac{1}{2}V_P$ voltage has to be filtered via a low-pass filter by using an external capacitor together with an integrated resistor ($f_g = 5$ Hz). For a fast setting to $\frac{1}{2}V_P$ an internal start-up circuit is added.

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

LIMITING VALUES

SDIP32

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_P	supply voltage (pin 29)	maximum chip temperature of +120 °C; note 1	0	5.5	V
V_i	voltage at pins 1 to 9, 11 to 19, 22, 23 and 28 to 32		0	V_P	V
$t_{s(max)}$	maximum short-circuit time		–	10	s
V_{19}	tuner AGC output voltage		0	13.2	V
T_{stg}	storage temperature		–25	+150	°C
T_{amb}	operating ambient temperature		–20	+70	°C
V_{esd}	electrostatic handling voltage	note 2	–300	+300	V

Notes

- $I_P = 110$ mA; $T_{amb} = +70$ °C; $R_{th\ j-a} = 60$ K/W for SDIP32 and $R_{th\ j-a} = 80$ K/W for SO28.
- Charge device model class B: equivalent to discharging a 200 pF capacitor via a 0 Ω series resistor.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air		
	SDIP32	60	K/W
	SO28	80	K/W

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

CHARACTERISTICS

SDIP32 pinning; $V_P = 5\text{ V}$; $T_{amb} = +25\text{ °C}$; see Table 1 for input frequencies and level; input level $V_{i\text{IF}1,2} = 10\text{ mV}$ RMS value (sync-level for B/G, peak white level for L); video modulation DSB; residual carrier B/G: 10%; L = 3%; video signal in accordance with "CCIR, line 17"; measurements taken in Fig.17 unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (pin 29)						
V_P	supply voltage	note 1	4.5	5	5.5	V
I_P	supply current		82	96	110	mA
Vision IF amplifier (pins 1 and 2)						
$V_{i(\text{VIF})\text{(rms)}}$	input signal voltage sensitivity (RMS value)	B/G standard; -1 dB video at output	-	60	100	μV
$V_{i(\text{max})\text{(rms)}}$	maximum input signal voltage (RMS value)	B/G standard; +1 dB video at output	120	200	-	mV
$\Delta V_{o(\text{int})}$	internal IF amplitude difference between picture and sound carrier	within AGC range; B/G standard; $\Delta f = 5.5\text{ MHz}$	-	0.7	1	dB
G_{IF}	IF gain control range	see Figs 5 and 6	65	70	-	dB
$R_{i(\text{diff})}$	differential input resistance	note 2	1.7	2.2	2.7	$\text{k}\Omega$
$C_{i(\text{diff})}$	differential input capacitance	note 2	1.2	1.7	2.5	pF
$V_{1/2}$	DC input voltage		-	3.4	-	V
True synchronous video demodulator; see note 3						
$f_{\text{VCO}(\text{max})}$	maximum oscillator frequency for carrier regeneration	$f = 2f_{\text{pc}}$	125	130	-	MHz
Δf_{VCO}	oscillator drift (free-running) as a function of temperature	$I_{\text{AFC}} = 0$; note 4	-20	-	+20	ppm/K
$V_{0\text{ref}(\text{rms})}$	oscillator voltage swing at pins 24 and 25 (RMS value)	B/G and L standard	70	100	130	mV
		L/L accent standard	45	65	85	mV
$\Delta f_{\text{pc}(\text{capt})}$	vision carrier capture frequency range	B/G and L standard	± 1.5	± 2.0	-	MHz
		L/L accent standard; $f_{\text{pc}} = 33.9\text{ MHz}$; $R_{11} = 5.6\text{ k}\Omega$	± 1.0	± 1.3	-	MHz
$\Delta f_{\text{pc}(\text{ff})}$	vision carrier frequency (free-running) accuracy	L/L accent standard; $f_{\text{pc}} = 33.9\text{ MHz}$; $R_{11} = 5.6\text{ k}\Omega$	-	± 200	± 400	kHz
$\Delta f_{\text{pc}(\text{alg})}$	L/L accent alignment frequency range	$I_{\text{AFC}} = 0$	± 400	± 600	-	kHz
t_{acqu}	acquisition time	BL = 60 kHz; note 5	-	-	30	ms
$V_{i(\text{VIF})\text{(rms)}}$	VIF input signal voltage sensitivity for PLL to be locked (RMS value; pins 1 and 2)	maximum IF gain; note 6	-	30	70	μV
$I_{\text{PLL}(\text{os})}$	FPLL offset current at pin 7	note 7	-	-	± 4.5	μA

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Composite video amplifier (pin 21; sound carrier OFF)						
$V_{o \text{ video(p-p)}}$	output signal voltage (peak-to-peak value)	see Fig.13	0.88	1.0	1.12	V
$V_{21(\text{sync})}$	sync voltage level	B/G and L standard	–	1.5	–	V
$V_{21(\text{clu})}$	upper video clipping voltage level		$V_P - 1.1$	$V_P - 1$	–	V
$V_{21(\text{cll})}$	lower video clipping voltage level		–	0.3	0.4	V
R_{21}	output resistance	note 2	–	–	10	Ω
$I_{\text{int } 21}$	internal DC bias current for emitter-follower		1.6	2.0	–	mA
$I_{21(\text{max})(\text{sink})}$	maximum AC and DC output sink current		1.0	–	–	mA
$I_{21(\text{max})(\text{source})}$	maximum AC and DC output source current		2.0	–	–	mA
B_{-1}	–1 dB video bandwidth	B/G and L standard; $C_L < 50 \text{ pF}$; $R_L > 1 \text{ k}\Omega$; AC load	5	6	–	MHz
B_{-3}	–3 dB video bandwidth	B/G and L standard; $C_L < 50 \text{ pF}$; $R_L > 1 \text{ k}\Omega$; AC load	7	8	–	MHz
α_H	suppression of video signal harmonics	$C_L < 50 \text{ pF}$; $R_L > 1 \text{ k}\Omega$; AC load; note 8a	35	40	–	dB
PSRR	power supply ripple rejection at pin 21	video signal; grey level; see Fig.16 B/G standard L standard	32 26	35 30	– –	dB dB
CVBS buffer amplifier (only) and noise clipper (pins 10 and 22)						
R_{22}	input resistance	note 2	2.6	3.3	4.0	$\text{k}\Omega$
C_{22}	input capacitance	note 2	1.4	2	3.0	pF
V_{22}	DC input voltage		1.5	1.8	2.1	V
G_v	voltage gain	B/G and L standard; note 9	6.5	7	7.5	dB
$V_{10(\text{clu})}$	upper video clipping voltage level		3.9	4.0	–	V
$V_{10(\text{cll})}$	lower video clipping voltage level		–	1.0	1.1	V
R_{10}	output resistance	note 2	–	–	10	Ω
$I_{\text{int } 10}$	DC internal bias current for emitter-follower		2.0	2.5	–	mA
$I_{10(\text{max})(\text{sink})}$	maximum AC and DC output sink current		1.4	–	–	mA
$I_{10(\text{max})(\text{source})}$	maximum AC and DC output source current		2.4	–	–	mA

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
B ₋₁	-1 dB video bandwidth	B/G and L standard; C _L < 20 pF; R _L > 1 kΩ; AC load	8.4	11	–	MHz
B ₋₃	-3 dB video bandwidth	B/G and L standard; C _L < 20 pF; R _L > 1 kΩ; AC load	11	14	–	MHz
Measurements from IF input to CVBS output (pin 10; 330 Ω between pins 21 and 22, sound carrier OFF)						
V _{o CVBS(p-p)}	CVBS output signal voltage on pin 10 (peak-to-peak value)	note 9	1.7	2.0	2.3	V
V _{o CVBS(sync)}	sync voltage level	B/G standard	–	1.35	–	V
		L standard	–	1.35	–	V
ΔV _o	deviation of CVBS output signal voltage at B/G	50 dB gain control	–	–	0.5	dB
		30 dB gain control	–	–	0.1	dB
ΔV _{o(b/BG)}	black level tilt in B/G standard	gain variation; note 10	–	–	1	%
ΔV _{o(b/L)}	black level tilt for worst case in L standard	vision carrier modulated by test line (VITS) only; gain variation; note 10	–	–	1.9	%
ΔG _{diff}	differential gain	"CCIR, line 330"	–	2	5	%
Δφ _{diff}	differential phase	"CCIR, line 330"	–	1	2	deg
B ₋₁	-1 dB video bandwidth	B/G and L standard; C _L < 20 pF; R _L > 1 kΩ; AC load	5	6	–	MHz
B ₋₃	-3 dB video bandwidth	B/G and L standard; C _L < 20 pF; R _L > 1 kΩ; AC load	7	8	–	MHz
S/N (W)	weighted signal-to-noise ratio	see Figs 9 and 10; note 11	56	60	–	dB
S/N	unweighted signal-to-noise ratio	see Figs 9 and 10; note 11	49	53	–	dB
IMα _{1.1}	intermodulation attenuation at 'blue'	f = 1.1 MHz; see Fig.11; note 12	58	64	–	dB
	intermodulation attenuation at 'yellow'	f = 1.1 MHz; see Fig.11; note 12	60	66	–	dB
IMα _{3.3}	intermodulation attenuation at 'blue'	f = 3.3 MHz; see Fig.11; note 12	58	64	–	dB
	intermodulation attenuation at 'yellow'	f = 3.3 MHz; see Fig.11; note 12	59	65	–	dB
α _{c(rms)}	residual vision carrier (RMS value)	B/G and L standard; fundamental wave and harmonics	–	2	5	mV
α _{H(sup)}	suppression of video signal harmonics	note 8a	35	40	–	dB
α _{H(spur)}	spurious elements	note 8b	40	–	–	dB

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
PSRR	power supply ripple rejection at pin 10	video signal; grey level; see Fig.16				
		B/G standard	25	28	–	dB
		L standard	20	23	–	dB
VIF-AFC detector (pin 28)						
I_{28}	charging current	B/G and L standard; note 10	0.75	1	1.25	mA
	additional charging current	L standard in event of missing VITS pulses and no white video content	1.9	2.5	3.1	μ A
	discharging current	B/G standard	15	20	25	μ A
		normal mode L	225	300	375	nA
	fast mode L	30	40	50	μ A	
t_{resp}	AGC response to an increasing VIF step	B/G and L standard; note 13	–	0.05	0.1	ms/dB
	AGC response to a decreasing VIF step	B/G standard	–	2.2	3.5	ms/dB
		fast mode L	–	1.1	1.8	ms/dB
		normal mode L; note 13	–	150	240	ms/dB
Δ IF	VIF amplitude step for activating fast AGC mode	L standard	–2	–6	–10	dB
V_3	threshold voltage level additional charging current	see Fig.13				
		L standard	–	1.95	–	V
		L standard; fast mode L	–	1.65	–	V
Tuner AGC (pin 19)						
$V_{i(rms)}$	IF input signal voltage for minimum starting point of tuner take-over (RMS value)	input at pins 1 and 2; $R_{TOP} = 22 \text{ k}\Omega$; $I_{19} = 0.4 \text{ mA}$	–	2	5	mV
	IF input signal voltage for maximum starting point of tuner take-over (RMS value)	input at pins 1 and 2; $R_{TOP} = 0 \Omega$; $I_{19} = 0.4 \text{ mA}$	50	100	5	mV
V_{19}	permissible output voltage	from external source; note 2	–	–	13.2	V
	saturation voltage	$I_{19} = 1.5 \text{ mA}$	–	–	0.2	V
ΔV_{19}	variation of take-over point by temperature	$I_{19} = 0.4 \text{ mA}$	–	0.03	0.07	dB/K
$I_{19(sink)}$	sink current	no tuner gain reduction; see Figs 5 and 6				
		$V_{19} = 12 \text{ V}$	–	–	2.5	μ A
		$V_{19} = 13.2 \text{ V}$	–	–	5	μ A
	maximum tuner gain reduction		1.5	2	2.6	mA
ΔG_{IF}	IF slip by automatic gain control	tuner gain current from 20 to 80%	–	6	8	dB

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
AFC circuit (pin 23); see Fig.12 and note 14						
S	control steepness $\Delta I_{23}/\Delta f$	note 15	0.5	0.72	1.0	$\mu\text{A}/\text{kHz}$
Δf_{IF}	frequency variation by temperature	$I_{AFC} = 0$; note 5	-20	-	+20	ppm/K
V_{23}	output voltage upper limit	see Fig.12	$V_P - 0.6$	$V_P - 0.3$	-	V
	output voltage lower limit	see Fig.12	-	0.3	0.6	V
$I_{23(\text{source})}$	output source current		150	200	250	μA
$I_{23(\text{sink})}$	output sink current		150	200	250	μA
$\Delta I_{23(p-p)}$	residual video modulation current (peak-to-peak value)	B/G and L standard	-	20	30	μA
Sound IF amplifier (pins 31 and 32)						
$V_{i(\text{SIF})(\text{rms})}$	input signal voltage sensitivity (RMS value)	-3 dB video at AF output; pin 12	-	70	100	μV
$V_{i(\text{max})(\text{rms})}$	maximum input signal voltage (RMS value)	+1 dB video at AF output; pin 12	80	140	-	mV
G_{SIF}	SIF gain control range	see Figs 7 and 8	60	66	-	dB
$R_{i(\text{diff})}$	differential input resistance	note 2	1.7	2.2	2.7	k Ω
$C_{i(\text{diff})}$	differential input capacitance	note 2	1.2	1.7	2.5	pF
$V_{31/32}$	DC input voltage		-	3.4	-	V
$\alpha_{\text{SIF/VIF}}$	crosstalk attenuation between SIF and VIF input	between pins 1 and 2 and pins 31 and 32; note 16	50	-	-	dB
SIF-AFC detector (pin 8)						
I_8	charging current		0.8	1.2	1.6	mA
	discharging current	normal mode AM	1	1.4	1.8	μA
		fast mode AM	60	85	110	μA
Intercarrier mixer (B/G standard) (pin 20)						
$V_{o(\text{rms})}$	IF intercarrier level (RMS value)	SC; note 17	-	see formula	-	mV
B_{-3}	-3 dB intercarrier bandwidth	upper limit	7.5	9	-	MHz
$\alpha_{c(\text{rms})}$	residual sound carrier (RMS value)	fundamental wave and harmonics	-	2	-	mV
R_{20}	output resistance	note 2	-	-	25	Ω
V_{20}	DC output voltage		-	2.0	-	V
$I_{\text{int}20}$	DC internal bias current for emitter-follower		1.5	1.9	-	mA
$I_{20(\text{max})(\text{sink})}$	maximum AC and DC output sink current		1.1	1.5	-	mA
$I_{20(\text{max})(\text{source})}$	maximum AC and DC output source current		3.0	3.5	-	mA

Multistandard VIF-PLL and
FM-PLL/AM demodulator

TDA9812

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
 Limiter amplifier (pin 17); see note 18						
$V_{i\text{ FM(rms)}}$	input signal voltage for lock-in (RMS value)		–	–	100	μV
$V_{i\text{ FM(rms)}}$	input signal voltage (RMS value)	$\left(\frac{S+N}{N}\right) = 40\text{ dB}$	–	300	400	μV
	allowed input signal voltage (RMS value)		200	–	–	mV
R_{17}	input resistance	note 2	480	600	720	Ω
V_{17}	DC input voltage		–	2.8	–	V
 FM-PLL detector						
$f_{i\text{ FM(catch)}}$	catching range of PLL	upper limit	7.0	–	–	MHz
		lower limit	–	–	4.0	MHz
$f_{i\text{ FM(hold)}}$	holding range of PLL	upper limit	9.0	–	–	MHz
		lower limit	–	–	3.5	MHz
t_{acqu}	acquisition time		–	–	4	μs
 FM operation (B/G standard) (pin 12); see notes 18 and 1818						
$V_{o\text{ AF12(rms)}}$	AF output signal voltage (RMS value)	without de-emphasis; short-circuit from pin 13 to pin 14; 27 kHz (54% FM deviation); see Fig.17 and note 19				
		$R_x = 470\ \Omega$ $R_x = 0\ \Omega$	200 400	250 500	300 600	mV mV
$V_{o\text{ AF12(cl)}}$	AF output clipping signal voltage level	THD < 1.5%	1.3	1.4	–	V
Δf_{AF}	frequency deviation	THD < 1.5%; note 19	–	–	53	kHz
ΔV_o	temperature drift of AF output signal voltage		–	3	7	10^{-3} dB/K
V_{15}	DC voltage at decoupling capacitor	voltage dependent on VCO frequency; note 20	1.2	–	3.0	V
R_{12}	output resistance	note 2	–	–	100	Ω
V_{12}	DC output voltage	tracked with supply voltage	–	$\frac{1}{2}V_P$	–	V
$I_{12(\text{max})(\text{sink})}$	maximum AC and DC output sink current		–	–	1.1	mA
$I_{12(\text{max})(\text{source})}$	maximum AC and DC output source current		–	–	1.1	mA
B_{-3}	–3 dB video bandwidth	without de-emphasis; short-circuit from pin 13 to pin 14	100	125	–	kHz
THD	total harmonic distortion		–	0.15	0.5	%

Multistandard VIF-PLL and
FM-PLL/AM demodulator

TDA9812

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
S/N (W)	weighted signal-to-noise ratio	FM-PLL only; with 50 μ s de-emphasis; 27 kHz (54% FM deviation); "CCIR 468-4"	55	60	–	dB
$\alpha_{c(rms)}$	residual sound carrier (RMS value)	fundamental wave and harmonics	–	–	75	mV
α_{AM}	AM suppression	50 μ s de-emphasis; AM: f = 1 kHz; m = 0.3 refer to 27 kHz (54% FM deviation)	46	50	–	dB
α_{12}	mute attenuation of AF signal	B/G and L standard	70	75	–	dB
ΔV_{12}	DC jump voltage of AF output terminal for switching AF output to mute state and vice versa	FM-PLL in lock mode	–	± 50	± 150	mV
PSRR	power supply ripple rejection at pin 12	$R_x = 470 \Omega$; see Fig.16	26	30	–	dB
AF performance for FM operation (B/G standard); see notes 21, 22 and 23; Table 1						
S/N (W)	weighted signal-to-noise ratio	PC/SC ratio at pins 1 and 2; 27 kHz (54% FM deviation); "CCIR 468-4"	27	–	–	dB
		black picture	45	51	–	dB
		white picture	45	51	–	dB
		6 kHz sine wave (black to white modulation)	40	46	–	dB
		sound carrier subharmonics; f = 2.75 MHz ± 3 kHz	35	40	–	dB
AM operation (L standard) (pin 12); see note 24						
$V_{o AF12(rms)}$	AF output signal voltage (RMS value)	54% modulation	400	500	600	mV
THD	total harmonic distortion	54% modulation; see Fig.15	–	0.5	1.0	%
B_{-3}	–3 dB AF bandwidth		100	125	–	kHz
S/N (W)	weighted signal-to-noise ratio	"CCIR 468-4"; see Fig.14	47	53	–	dB
V_{12}	DC potential voltage	tracked with supply voltage	–	$\frac{1}{2}V_P$	–	V
PSRR	power supply ripple rejection	see Fig.16	22	25	–	dB

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Standard switch (pin 9); see also Table 2						
V ₉	DC potential voltage for preferred settings					
	input voltage for negative standard	B/G standard; note 25	2.8	–	V _P	V
	input voltage for negative standard	negative AGC OFF	1.3	–	2.3	V
	input voltage for positive standard	L standard	0	–	0.8	V
I _{IL}	LOW level input current	V ₉ = 0 V	190	250	310	μA
L/L accent switch (pin 11)						
V ₁₁	DC potential voltage for L standard VCO frequency switching					
	L standard	note 25	2.8	–	V _P	V
	L/L accent standard and alignment		–	–	2.0	V
I _{IL}	LOW level input current	V ₁₁ = 0 V	150	200	250	μA

Notes

- Values of video and sound parameters are decreased at V_P = 4.5 V.
- This parameter is not tested during production and is only given as application information for designing the television receiver.
- Loop bandwidth BL = 60 kHz (natural frequency f_n = 15 kHz; damping factor d = 2; calculated with sync level within gain control range). Resonance circuit of VCO: Q₀ > 50; C_{ext} = 8.2 pF ± 0.25 pF; C_{int} ≈ 8.5 pF (loop voltage approximately 2.7 V).
- Temperature coefficient of external LC-circuit is equal to zero.
- V_{iIF} = 10 mV RMS; Δf = 1 MHz (VCO frequency offset related to picture carrier frequency); white picture video modulation.
- V_{iIF} signal for nominal video signal.
- Offset current measured between pin 7 and half of supply voltage (V_P = 2.5 V) under the following conditions: no input signal at VIF input (pins 1 and 2) and VIF amplifier gain at minimum (V₂₈ = V_P). Due to sample-and-hold mode of the FPLL in L standard, the leakage current of the loop filter capacitor (C = 220 nF) should not exceed 500 nA.
- Measurements taken with SAW filter G1962 (sound shelf: 20 dB); loop bandwidth BL = 60 kHz.
 - Modulation VSB; sound carrier OFF; f_{video} > 0.5 MHz.
 - Sound carrier ON; SIF SAW filter L9453; f_{video} = 10 kHz to 10 MHz.
- The 7 dB buffer gain accounts for 1 dB loss in the sound trap. Buffer output signal is typical 2 V (p-p), in event of CVBS video amplifier output typical 1 V (p-p). If no sound trap is applied a 330 Ω resistor must be connected from output to input (from pin 21 to pin 22).
- The leakage current of the AGC capacitor should not exceed 1 μA at B/G standard respectively 10 nA current at L standard. Larger currents will increase the tilt.
- S/N is the ratio of black-to-white amplitude to the black level noise voltage (RMS value, pin 10). B = 5 MHz weighted in accordance with "CCIR 567".

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

12. The intermodulation figures are defined: $\alpha_{1,1} = 20 \log (V_0 \text{ at } 4.4 \text{ MHz} / V_0 \text{ at } 1.1 \text{ MHz}) + 3.6 \text{ dB}$; $\alpha_{1,1}$ value at 1.1 MHz referenced to black/white signal; $\alpha_{3,3} = 20 \log (V_0 \text{ at } 4.4 \text{ MHz} / V_0 \text{ at } 3.3 \text{ MHz})$; $\alpha_{3,3}$ value at 3.3 MHz referenced to colour carrier.
13. Response speed valid for a VIF input level range of 200 μV up to 70 mV.
14. To match the AFC output signal to different tuning systems a current source output is provided. The test circuit is given in Fig.12. The AFC-steepness can be changed by the resistors at pin 23.
15. Depending on the ratio $\Delta C/C_0$ of the LC resonant circuit of VCO ($Q > 50$; see note 3; $C_0 = C_{\text{int}} + C_{\text{ext}}$).
16. Source impedance: 2.3 k Ω in parallel to 12 pF (SAW filter); $f_{\text{IF}} = 38.9 \text{ MHz}$.
17. The intercarrier output signal at pin 20 can be calculated by the following formula taking into account the video output signal at pin 21 ($V_{\text{o video(p-p)}} = 1 \text{ V}$ typical) as a reference:

$$V_{\text{o(rms)}} = 1V_{\text{(p-p)}} \times \frac{1}{2\sqrt{2}} \times 10^{\frac{\frac{V_{\text{iSC}}}{V_{\text{iPC}}} \text{ (dB)} + 6 \text{ dB} \pm 3 \text{ dB}}{20}}$$

with $\frac{1}{2\sqrt{2}}$ = correction term for RMS value,

$\frac{V_{\text{iSC}}}{V_{\text{iPC}}} \text{ (dB)}$ = sound-to-picture carrier ratio at VIF input (pins 1 and 2) in dB,

6 dB = correction term of internal circuitry

and $\pm 3 \text{ dB}$ = tolerance of video output and intercarrier output amplitude $V_{\text{o(rms)}}$.

Example: SAW filter G1962 (sound shelf: 20 dB) $\Rightarrow \frac{V_{\text{iSC}}}{V_{\text{iPC}}} = -27 \text{ dB} \Rightarrow V_{\text{o(rms)}} = 32 \text{ mV}$ typical.

18. Input level for second IF from an external generator with 50 Ω source impedance. AC-coupled with 10 nF capacitor, $f_{\text{mod}} = 1 \text{ kHz}$, 27 kHz (54% FM deviation) of audio references. A VIF/SIF input signal is not permitted. Pins 8 and 28 have to be connected to positive supply voltage for minimum IF gain. S/N and THD measurements are taken at 50 μs de-emphasis.
Second IF input level 10 mV RMS.
19. Measured with an FM deviation of 27 kHz the typical AF output signal is 500 mV RMS ($R_x = 0 \Omega$; see Fig.17). By using $R_x = 470 \Omega$ the AF output signal is attenuated by 6 dB (250 mV RMS). For handling an FM deviation of more than 53 kHz the AF output signal has to be reduced by using R_x in order to avoid clipping (THD < 1.5%). For an FM deviation up to 100 kHz an attenuation of 6 dB is recommended with $R_x = 470 \Omega$.
20. The leakage current of the decoupling capacitor (2.2 μF) should not exceed 1 μA .
21. For all S/N measurements the used vision IF modulator has to meet the following specifications:
Incidental phase modulation for black-to-white jump less than 0.5 degrees.
Picture-to-sound carrier ratio; PC/SC = 13 dB; (transmitter).
Sound shelf of VIF SAW filter: minimum 20 dB.
22. Measurements taken with SAW filter K6256 (Siemens) for vision and sound IF (sound shelf: 20 dB). Input level $V_{\text{i SIF}} = 10 \text{ mV}$ RMS, 27 kHz (54% FM deviation).
23. The PC/SC ratio at pins 1 and 2 is calculated as the addition of TV transmitter PC/SC ratio and SAW filter PC/SC ratio. This PC/SC ratio is necessary to achieve the S/N(W) values as noted. A different PC/SC ratio will change these values.
24. Measurements taken with SAW filter L9453 (Siemens) for AM sound IF (suppressed picture carrier).
25. The input voltage has to be $V > 2.8 \text{ V}$, or open-circuit.

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

Table 1 Input frequencies and carrier ratios

DESCRIPTION	SYMBOL	B/G STANDARD	L STANDARD	L/L ACCENT STANDARD	UNIT
Picture carrier	f_{pc}	38.9	38.9	33.9	MHz
Sound carrier	f_{sc}	33.4	32.4	40.4	MHz
Picture-to-sound carrier ratio	SC	13	10	10	dB

Table 2 Switch logic

STANDARD SWITCH	SELECTED STANDARD	VIDEO POLARITY	FM-PLL	AF-AMPLIFIER
2.8 V to V_P	B/G	negative	ON	FM
1.3 to 2.3 V	B/G, with external VIF AGC	negative	ON	FM
0 to 0.8 V	L	positive	OFF	AM

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812








Fig.4 Test circuit (SO28 pinning in parenthesis).

(1) See note 19 in Chapter "Characteristics".




Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812



Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812



Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812




Fig.12 Measurement conditions and typical AFC characteristic.






Fig.13 Typical video signal levels on output composite video (sound carrier OFF).

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812



Multistandard VIF-PLL and
FM-PLL/AM demodulator

TDA9812




Fig.16 Ripple rejection condition.

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

INTERNAL CIRCUITRY





Fig.17 Internal circuitry.

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

APPLICATION INFORMATION



- (1) Depends on standard.
- (2) See note 19 in Chapter "Characteristics".
- (3) Only required for external AGC mode.

Fig.18 Application circuit (SO28 pinning in parenthesis).


Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

PACKAGE OUTLINES

SDIP32: plastic shrink dual in-line package; 32 leads (400 mil)

SOT232-1



DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	z ⁽¹⁾ max.
mm	4.7	0.51	3.8	1.3 0.8	0.53 0.40	0.32 0.23	29.4 28.5	9.1 8.7	1.778	10.16	3.2 2.8	10.7 10.2	12.2 10.5	0.18	1.6

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT232-1						92-11-17 95-02-04

Multistandard VIF-PLL and FM-PLL/AM demodulator

TDA9812

SO28: plastic small outline package; 28 leads; body width 7.5 mm

SOT136-1



**Multistandard VIF-PLL and
FM-PLL/AM demodulator**

TDA9812**SOLDERING****Plastic dual in-line packages**

BY DIP OR WAVE

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C, it must not be in contact for more than 10 s; if between 300 and 400 °C, for not more than 5 s.

Plastic small outline packages

BY WAVE

During placement and before soldering, the component must be fixed with a droplet of adhesive. After curing the adhesive, the component can be soldered. The adhesive can be applied by screen printing, pin transfer or syringe dispensing.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder bath is 10 s, if allowed to cool to less than 150 °C within 6 s. Typical dwell time is 4 s at 250 °C.

A modified wave soldering technique is recommended using two solder waves (dual-wave), in which a turbulent wave with high upward pressure is followed by a smooth laminar wave. Using a mildly-activated flux eliminates the need for removal of corrosive residues in most applications.

BY SOLDER PASTE REFLOW

Reflow soldering requires the solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the substrate by screen printing, stencilling or pressure-syringe dispensing before device placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt, infrared, and vapour-phase reflow. Dwell times vary between 50 and 300 s according to method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 min at 45 °C.

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, end pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.)

For pulse-heated solder tool (resistance) soldering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tin/lead plating before package placement.

**Multistandard VIF-PLL and
FM-PLL/AM demodulator**

TDA9812

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Philips Semiconductors – a worldwide company

Argentina: IEROD, Av. Juramento 1992 - 14.b, (1428)
BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113,
Tel. (02)805 4455, Fax. (02)805 4466

Austria: Triester Str. 64, A-1101 WIEN, P.O. Box 213,
Tel. (01)60 101-1236, Fax. (01)60 101-1211

Belgium: Postbus 90050, 5600 PB EINDHOVEN, The Netherlands,
Tel. (31)40 783 749, Fax. (31)40 788 399

Brazil: Rua do Rocio 220 - 5th floor, Suite 51,
CEP: 04552-903-SÃO PAULO-SP, Brazil.
P.O. Box 7383 (01064-970),
Tel. (011)821-2333, Fax. (011)829-1849

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS:
Tel. (800) 234-7381, Fax. (708) 296-8556

Chile: Av. Santa Maria 0760, SANTIAGO,
Tel. (02)773 816, Fax. (02)777 6730

Colombia: IPRELENTO LTDA, Carrera 21 No. 56-17,
77621 BOGOTA, Tel. (571)249 7624/(571)217 4609,
Fax. (571)217 4549

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,
Tel. (032)88 2636, Fax. (031)57 1949

Finland: Sinikalliontie 3, FIN-02630 ESPOO,
Tel. (9)0-50261, Fax. (9)0-520971

France: 4 Rue du Port-aux-Vins, BP317,
92156 SURESNES Cedex,
Tel. (01)4099 6161, Fax. (01)4099 6427

Germany: P.O. Box 10 63 23, 20043 HAMBURG,
Tel. (040)3296-0, Fax. (040)3296 213.

Greece: No. 15, 25th March Street, GR 17778 TAVROS,
Tel. (01)4894 339/4894 911, Fax. (01)4814 240

Hong Kong: PHILIPS HONG KONG Ltd., 15/F Philips Ind. Bldg.,
24-28 Kung Yip St., KWAI CHUNG, N.T.,
Tel. (852)424 5121, Fax. (852)480 6960/480 6009

India: Philips INDIA Ltd, Shivsagar Estate, A Block,
Dr. Annie Besant Rd. Worli, Bombay 400 018
Tel. (022)4938 541, Fax. (022)4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4,
P.O. Box 4252, JAKARTA 12950,
Tel. (021)5201 122, Fax. (021)5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14,
Tel. (01)7640 000, Fax. (01)7640 200

Italy: PHILIPS SEMICONDUCTORS S.r.l.,
Piazza IV Novembre 3, 20124 MILANO,
Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557

Japan: Philips Bldg 13-37, Kohnan2-chome, Minato-ku, TOKYO 108,
Tel. (03)3740 5028, Fax. (03)3740 0580

Korea: (Republic of) Philips House, 260-199 Itaewon-dong,
Yongsan-ku, SEOUL, Tel. (02)794-5011, Fax. (02)798-8022

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA,
SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TX 79905,
Tel. 9-5(800)234-7381, Fax. (708)296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB
Tel. (040)783749, Fax. (040)788399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,
Tel. (09)849-4160, Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO,
Tel. (022)74 8000, Fax. (022)74 8341

Pakistan: Philips Electrical Industries of Pakistan Ltd.,
Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton,
KARACHI 75600, Tel. (021)587 4641-49,
Fax. (021)577035/5874546

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc,
106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI,
Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474

Portugal: PHILIPS PORTUGUESA, S.A.,
Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores,
Apartado 300, 2795 LINDA-A-VELHA,
Tel. (01)4163160/4163333, Fax. (01)4163174/4163366

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,
Tel. (65)350 2000, Fax. (65)251 6500

South Africa: S.A. PHILIPS Pty Ltd.,
195-215 Main Road Martindale, 2092 JOHANNESBURG,
P.O. Box 7430, Johannesburg 2000,
Tel. (011)470-5911, Fax. (011)470-5494.

Spain: Balmes 22, 08007 BARCELONA,
Tel. (03)301 6312, Fax. (03)301 42 43

Sweden: Kottbygatan 7, Akalla. S-164 85 STOCKHOLM,
Tel. (0)8-632 2000, Fax. (0)8-632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH,
Tel. (01)488 2211, Fax. (01)481 77 30

Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West
Road, Sec. 1. Taipei, Taiwan ROC, P.O. Box 22978,
TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.,
209/2 Sanpavuth-Bangna Road Prakanong,
Bangkok 10260, THAILAND,
Tel. (662)398-0141, Fax. (662)398-3319

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,
Tel. (0212)279 27 70, Fax. (0212)282 67 07

United Kingdom: Philips Semiconductors LTD.,
276 Bath Road, Hayes, MIDDLESEX UB3 5BX,
Tel. (0181)730-5000, Fax. (0181)754-8421

United States: 811 East Arques Avenue, SUNNYVALE,
CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556

Uruguay: Coronel Mora 433, MONTEVIDEO,
Tel. (02)70-4044, Fax. (02)92 0601

Internet: <http://www.semiconductors.philips.com/ps/>

For all other countries apply to: Philips Semiconductors,
International Marketing and Sales, Building BE-p,
P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands,
Telex 35000 phtcnl, Fax. +31-40-724825

SCD39

© Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

533061/50/01/pp32

Date of release: 1995 Mar 21

Document order number:

9397 750 00108

Philips Semiconductors



PHILIPS