

## Interface and Driver IC for LCD

### Description

The CXD3521GG is an interface and driver IC for the color LCD module ACX704AKM/BKM.

### Features

- Generates the color LCD module ACX704AKM/BKM drive pulse.
- Supports standby mode
- Built-in 9-channel reference voltage driver
- Built-in common voltage driver


### Applications

PDA, compact LCD monitor, etc.

### Structure

Silicon gate CMOS IC

128 pin TFBGA (Plastic)



### Absolute Maximum Ratings (Ta = 25°C)


|                       |                  |  |    |
|-----------------------|------------------|--|----|
| • Supply voltage 1    | V <sub>DD1</sub> | V <sub>SS</sub> – 0.3 to +4.6                  | V  |
| • Supply voltage 2    | V <sub>DD2</sub> | V <sub>SS</sub> – 0.3 to +6.0                  | V  |
| • Input voltage       | V <sub>I</sub>   | V <sub>SS</sub> – 0.3 to V <sub>DD</sub> + 0.3 | V  |
| • Output voltage      | V <sub>O</sub>   | V <sub>SS</sub> – 0.3 to V <sub>DD</sub> + 0.3 | V  |
| • Storage temperature | T <sub>stg</sub> | –55 to +125                                    | °C |

### Recommended Operating Conditions

































































































































|                         |                  |            |    |
|-------------------------|------------------|------------|----|
| • Supply voltage 1      | V <sub>DD1</sub> | 3.0 to 3.6 | V  |
| • Supply voltage 2      | V <sub>DD2</sub> | 4.7 to 5.3 | V  |
| • Operating temperature | T <sub>opr</sub> | –25 to +75 | °C |

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration (Top View)

|   | 1   | 2  | 3   | 4  | 5  | 6  | 7  | 8   | 9  | 10  | 11  | 12   |
|---|---|--|---|--|--|--|--|---|--|---|---|--|
| A |  VRFSTB  |  VH8    |  VCOM    |  TESTL1 |  TESTL7 |  TESTL5 |  XB22   |  XG22  |  XR22   |  B12   |  G02     |  TEST1            |
| B |  VL6     |  VDD2   |  V7      |  VSS2   |  TESTL8 |  TESTL4 |  XB12   |  XG12  |  XR12   |  B02   |  VSS1    |  G32              |
| C |  V4      |  VH6    |  V6      |  VL8    |  TESTL2 |  TESTL6 |  XB02   |  XG02  |  XR02   |  VDD1  |  B32     |  G22              |
| D |  V3      |  VDD2   |  VSS2    |  V5     |  V8     |  TESTL3 |  VDD2   |  XB32  |  XG32   |  XR32  |  B22     |  G12              |
| E |  VH2     |  V1     |  VL2     |  V2     |  |  |  |   |  PCO    |  SLIN  |  R02     |  R12              |
| F |  VL1     |  VH1    |  V0      |  VSS2   |  |  |  |   |  CLR    |  TESTO |  R22     |  R32              |
| G |  XOE2  |  OE2  |  XOE1  |  OE1  |  |  |  |   |  VSS1 |  PCI |  Vsync |  Hsync/<br>DENB |
| H |  XHST2 |  HST2 |  XHST1 |  HST1 |  |  |  |   |  R0   |  R1  |  R2    |  R3             |
| J |  XHCK2 |  HCK2 |  XVCK  |  VCK  |  XG01 |  VDD1 |  XR31 |  B31 |  G0   |  G1  |  G2    |  G3             |
| K |  XHCK1 |  HCK1 |  XENB  |  ENB  |  XG11 |  XR01 |  B01  |  G01 |  B0   |  B1  |  B2    |  B3             |
| L |  XVST  |  VSS1 |  XB01  |  XB21 |  XG21 |  XR11 |  B11  |  G11 |  G31  |  R21 |  VDD1  |  MCK            |
| M |  VDD1  |  VST  |  XB11  |  XB31 |  XG31 |  XR21 |  B21  |  G21 |  R01  |  R11 |  R31   |  TESTP          |

## Pin Description

| Pin No. | Symbol           | I/O | Description                                | Input pin for open status |
|---------|------------------|-----|--|---------------------------|
| B11     | V <sub>SS1</sub> | —   | GND (Logic)                                | —                         |
| G9      | V <sub>SS1</sub> | —   | GND (Logic)                                | —                         |
| L2      | V <sub>SS1</sub> | —   | GND (Logic)                                | —                         |
| C10     | V <sub>DD1</sub> | —   | Power supply (3.3V)                        | —                         |
| J6      | V <sub>DD1</sub> | —   | Power supply (3.3V)                        | —                         |
| L11     | V <sub>DD1</sub> | —   | Power supply (3.3V)                        | —                         |
| M1      | V <sub>DD1</sub> | —   | Power supply (3.3V)                        | —                         |
| F9      | CLR              | I   | System reset (Cleared at 0V)               | UP*                       |
| H12     | R3               | I   | Red signal input (MSB)                     | —                         |
| H11     | R2               | I   | Red signal input                           | —                         |
| H10     | R1               | I   | Red signal input                           | —                         |
| H9      | R0               | I   | Red signal input (LSB)                     | —                         |
| J12     | G3               | I   | Green signal input (MSB)                   | —                         |
| J11     | G2               | I   | Green signal input                         | —                         |
| J10     | G1               | I   | Green signal input                         | —                         |
| J9      | G0               | I   | Green signal input (LSB)                   | —                         |
| K12     | B3               | I   | Blue signal input (MSB)                    | —                         |
| K11     | B2               | I   | Blue signal input                          | —                         |
| K10     | B1               | I   | Blue signal input                          | —                         |
| K9      | B0               | I   | Blue pulse input (LSB)                     | —                         |
| G12     | Hsync/DENB       | I   | Hsync pulse input/Data enable signal input | —                         |
| G11     | Vsync            | I   | Vsync pulse input                          | —                         |
| L12     | MCK              | I   | Dot clock input                            | —                         |
| G10     | PCI              | I   | Power control signal input                 | —                         |
| E10     | SLIN             | I   | Sync input signal mode selector switch     | —                         |
| F10     | TESTO            | O   | Test output (Leave it open.)               | —                         |
| E9      | PCO              | O   | Power control signal output                | —                         |
| M11     | R31              | O   | Red signal output                          | —                         |
| L10     | R21              | O   | Red signal output                          | —                         |
| M10     | R11              | O   | Red signal output                          | —                         |
| M9      | R01              | O   | Red signal output                          | —                         |
| L9      | G31              | O   | Green signal output                        | —                         |
| M8      | G21              | O   | Green signal output                        | —                         |
| L8      | G11              | O   | Green signal output                        | —                         |
| K8      | G01              | O   | Green signal output                        | —                         |
| J8      | B31              | O   | Blue signal output                         | —                         |

\* UP: Pull-up (typ. 160kΩ)

| Pin No. | Symbol | I/O | Description                  | Input pin for open status |
|---------|--------|-----|------------------------------|---------------------------|
| M7      | B21    | O   | Blue signal output           | —                         |
| L7      | B11    | O   | Blue signal output           | —                         |
| K7      | B01    | O   | Blue signal output           | —                         |
| J7      | XR31   | O   | R31 signal inversion output  | —                         |
| M6      | XR21   | O   | R21 signal inversion output  | —                         |
| L6      | XR11   | O   | R11 signal inversion output  | —                         |
| K6      | XR01   | O   | R01 signal inversion output  | —                         |
| M5      | XG31   | O   | G31 signal inversion output  | —                         |
| L5      | XG21   | O   | G21 signal inversion output  | —                         |
| K5      | XG11   | O   | G11 signal inversion output  | —                         |
| J5      | XG01   | O   | G01 signal inversion output  | —                         |
| M4      | XB31   | O   | B31 signal inversion output  | —                         |
| L4      | XB21   | O   | B21 signal inversion output  | —                         |
| M3      | XB11   | O   | B11 signal inversion output  | —                         |
| L3      | XB01   | O   | B01 signal inversion output  | —                         |
| M12     | TESTP  | I   | Test input (Connect to GND.) | —                         |
| A12     | TEST   | I   | Test input (Connect to GND.) | DWN*                      |
| M2      | VST    | O   | VST pulse output             | —                         |
| L1      | XVST   | O   | VST pulse inversion output   | —                         |
| K4      | ENB    | O   | ENB pulse output             | —                         |
| K3      | XENB   | O   | ENB pulse inversion output   | —                         |
| J4      | VCK    | O   | VCK pulse output             | —                         |
| J3      | XVCK   | O   | VCK pulse inversion output   | —                         |
| K2      | HCK1   | O   | HCK1 pulse output            | —                         |
| K1      | XHCK1  | O   | HCK1 pulse inversion output  | —                         |
| J2      | HCK2   | O   | HCK2 pulse output            | —                         |
| J1      | XHCK2  | O   | HCK2 pulse inversion output  | —                         |
| H4      | HST1   | O   | HST1 pulse output            | —                         |
| H3      | XHST1  | O   | HST1 pulse inversion output  | —                         |
| H2      | HST2   | O   | HST2 pulse output            | —                         |
| H1      | XHST2  | O   | HST2 pulse inversion output  | —                         |
| G4      | OE1    | O   | OE1 pulse output             | —                         |
| G3      | XOE1   | O   | OE1 pulse inversion output   | —                         |
| G2      | OE2    | O   | OE2 pulse output             | —                         |
| G1      | XOE2   | O   | OE2 pulse inversion output   | —                         |
| D8      | XB32   | O   | B32 signal inversion output  | —                         |
| A7      | XB22   | O   | B22 signal inversion output  | —                         |

\* DWN: Pull-down (typ. 180kΩ)

| Pin No. | Symbol           | I/O | Description                  | Input pin for open status |
|---------|------------------|-----|------------------------------|---------------------------|
| B7      | XB12             | O   | B12 signal inversion output  | —                         |
| C7      | XB02             | O   | B02 signal inversion output  | —                         |
| D9      | XG32             | O   | G32 signal inversion output  | —                         |
| A8      | XG22             | O   | G22 signal inversion output  | —                         |
| B8      | XG12             | O   | G12 signal inversion output  | —                         |
| C8      | XG02             | O   | G02 signal inversion output  | —                         |
| D10     | XR32             | O   | R32 signal inversion output  | —                         |
| A9      | XR22             | O   | R22 signal inversion output  | —                         |
| B9      | XR12             | O   | R12 signal inversion output  | —                         |
| C9      | XR02             | O   | R02 signal inversion output  | —                         |
| C11     | B32              | O   | Blue signal output           | —                         |
| D11     | B22              | O   | Blue signal output           | —                         |
| A10     | B12              | O   | Blue signal output           | —                         |
| B10     | B02              | O   | Blue signal output           | —                         |
| B12     | G32              | O   | Green signal output          | —                         |
| C12     | G22              | O   | Green signal output          | —                         |
| D12     | G12              | O   | Green signal output          | —                         |
| A11     | G02              | O   | Green signal output          | —                         |
| F12     | R32              | O   | Red signal output            | —                         |
| F11     | R22              | O   | Red signal output            | —                         |
| E12     | R12              | O   | Red signal output            | —                         |
| E11     | R02              | O   | Red signal output            | —                         |
| B4      | V <sub>SS2</sub> | —   | GND (Analog)                 | —                         |
| D3      | V <sub>SS2</sub> | —   | GND (Analog)                 | —                         |
| F4      | V <sub>SS2</sub> | —   | GND (Analog)                 | —                         |
| B2      | V <sub>DD2</sub> | —   | Power supply (5.0V)          | —                         |
| D2      | V <sub>DD2</sub> | —   | Power supply (5.0V)          | —                         |
| D7      | V <sub>DD2</sub> | —   | Power supply (5.0V)          | —                         |
| A4      | TESTL1           | O   | Test output (Leave it open.) | —                         |
| C5      | TESTL2           | O   | Test output (Leave it open.) | —                         |
| D6      | TESTL3           | I   | Test input (Connect to GND.) | DWN*                      |
| B6      | TESTL4           | I   | Test input (Connect to GND.) | —                         |
| A6      | TESTL5           | O   | Test output (Leave it open.) | —                         |
| A5      | TESTL6           | I   | Test input (Connect to GND.) | —                         |
| C6      | TESTL7           | I   | Test input (Connect to GND.) | —                         |
| B5      | TESTL8           | I   | Test input (Connect to GND.) | —                         |
| F3      | V0               | O   | V0 output                    | —                         |

\* DWN: Pull-down (typ. 180kΩ)

| Pin No. | Symbol | I/O | Description                                     | Input pin for open status |
|---------|--------|-----|---|---------------------------|
| E2      | V1     | O   | V1 output                                       | —                         |
| E4      | V2     | O   | V2 output                                       | —                         |
| D1      | V3     | O   | V3 output                                       | —                         |
| C1      | V4     | O   | V4 output                                       | —                         |
| D4      | V5     | O   | V5 output                                       | —                         |
| C3      | V6     | O   | V6 output                                       | —                         |
| B3      | V7     | O   | V7 output                                       | —                         |
| D5      | V8     | O   | V8 output                                       | —                         |
| A3      | VCOM   | O   | VCOM output                                     | —                         |
| A1      | VRFSTB | I   | Reference voltage driver on/off selector switch | DWN*                      |
| F2      | VH1    | I   | VH1 input                                       | —                         |
| F1      | VL1    | I   | VL1 input                                       | —                         |
| E1      | VH2    | I   | VH2 input                                       | —                         |
| E3      | VL2    | I   | VL2 input                                       | —                         |
| C2      | VH6    | I   | VH6 input                                       | —                         |
| B1      | VL6    | I   | VL6 input                                       | —                         |
| A2      | VH8    | I   | VH8 input                                       | —                         |
| C4      | VL8    | I   | VL8 input                                       | —                         |

\* DWN: Pull-down (typ. 180k $\Omega$ )

**Electrical Characteristics (Serial/parallel conversion block, timing generator block)**

**DC Characteristics**

(V<sub>DD1</sub> = 3.0 to 3.6V, T<sub>a</sub> = -25 to +75°C)

| Item                | Symbol           | Applicable pins   | Conditions   | Min.                  | Typ. | Max.                 | Unit |
|---------------------|------------------|---|--|-----------------------|------|----------------------|------|
| Supply voltage      | V <sub>DD1</sub> | V <sub>DD1</sub>  | —  | 3.0                   | 3.3  | 3.6                  | V    |
| Current consumption | I <sub>DD1</sub> | V <sub>DD1</sub>  | No load, T <sub>a</sub> = 25°C<br>V <sub>DD1</sub> = 3.3V,<br>MCK: 5.62MHz | —                     | 1.5  | —                    | mA   |
| Input voltage 1     | V <sub>IH1</sub> | MCK, VRFSTB,<br>TESTL1, TESTL2,<br>TESTL3, TESTL4   | CMOS input cell  | 0.7V <sub>DD1</sub>   | —    | —                    | V    |
|                     | V <sub>IL1</sub> |   |  | —                     | —    | 0.2V <sub>DD1</sub>  |      |
| Input voltage 2     | V <sub>t+</sub>  | All input pins excluding<br>MCK, VRFSTB,<br>TESTL1, TESTL2,<br>TESTL3, TESTL4   | CMOS<br>Schmitt trigger<br>input cell                                      | —                     | —    | 0.75V <sub>DD1</sub> | V    |
|                     | V <sub>t-</sub>  |   |  | 0.15V <sub>DD1</sub>  | —    | —                    |      |
| Input current 1     | I <sub>IL1</sub> | R0, R1, R2, R3, G0, G1,<br>G2, G3, B0, B1, B2, B3,<br>Hsync/DENB, Vsync,<br>MCK, PCI  | V <sub>I</sub> = 0V  | —                     | —    | 1.0                  | μA   |
|                     | I <sub>IH1</sub> |   | V <sub>I</sub> = V <sub>DD</sub>   | —                     | —    | 1.0                  |      |
| Input current 2     | I <sub>IL2</sub> | CLR   | V <sub>I</sub> = 0V  | 10                    | —    | 100                  | μA   |
|                     | I <sub>IH2</sub> |   | V <sub>I</sub> = V <sub>DD</sub>   | —                     | —    | 3.0                  |      |
| Input current 3     | I <sub>IL3</sub> | TEST, TESTP, SLIN   | V <sub>I</sub> = 0V  | —                     | —    | 3.0                  | μA   |
|                     | I <sub>IH3</sub> |   | V <sub>I</sub> = V <sub>DD</sub>   | 10                    | —    | 100                  |      |
| Output voltage 1    | V <sub>OL1</sub> | R01, R11, R21, R31,<br>R02, R12, R22, R32,<br>XR01, XR11, XR21, XR31,<br>XR02, XR12, XR22, XR32,<br>G01, G11, G21, G31,<br>G02, G12, G22, G32,<br>XG01, XG11, XG21, XG31,<br>XG02, XG12, XG22, XG32,<br>B01, B11, B21, B31,<br>B02, B12, B22, B32,<br>XB01, XB11, XB21, XB31,<br>XB02, XB12, XB22, XB32,<br>VST, XVST, ENB, XENB,<br>OE1, XOE1, OE2, XOE2,<br>TESTO | I <sub>OL1</sub> = 4.0mA   | —                     | —    | 0.2                  | V    |
|                     | V <sub>OH1</sub> |   | I <sub>OH1</sub> = -4.0mA  | V <sub>DD</sub> - 0.8 | —    | —                    |      |
| Output voltage 2    | V <sub>OL2</sub> | HST1, XHST1, HST2,<br>XHST2, VCK, XVCK,<br>PCO  | I <sub>OL2</sub> = 6.0mA   | —                     | —    | 0.2                  | V    |
|                     | V <sub>OH2</sub> |   | I <sub>OH2</sub> = -6.0mA  | V <sub>DD</sub> - 0.8 | —    | —                    |      |
| Output voltage 3    | V <sub>OL3</sub> | HCK1, XHCK1,<br>HCK2, XHCK2   | I <sub>OL3</sub> = 10.0mA  | —                     | —    | 0.4                  | V    |
|                     | V <sub>OH3</sub> |   | I <sub>OH3</sub> = -10.0mA   | V <sub>DD</sub> - 0.8 | —    | —                    |      |



AC Characteristics

(V<sub>DD</sub> = 3.0 to 3.6V, T<sub>a</sub> = -25 to +75°C)

| Item   | Symbol   | Applicable pins  | Conditions*1                         | Min. | Typ. | Max. | Unit |
|--|--|--|--------------------------------------|------|------|------|------|
| HCK/HST time difference                      | $\Delta t_{\text{HST-HCKU}}$<br>$\Delta t_{\text{HST-HCKD}}$ | HCK1, HCK2, XHCK1, XHCK2, HST1, HST2, XHST1, XHST2   | —                                    | —    | —    | 15*2 | ns   |
| Data output rise time                        | t <sub>RD</sub>  | R01, R11, R21, R31, R02, R12, R22, R32, XR01, XR11, XR21, XR31, XR02, XR12, XR22, XR32, G01, G11, G21, G31, G02, G12, G22, G32, XG01, XG11, XG21, XG31, XG02, XG12, XG22, XG32, B01, B11, B21, B31, B02, B12, B22, B32, XB01, XB11, XB21, XB31, XB02, XB12, XB22, XB32                           | GND – V <sub>DD</sub><br>(0 – 90%)   | —    | —    | 35   | ns   |
| Data output fall time                        | t <sub>FD</sub>  |  | V <sub>DD</sub> – GND<br>(100 – 10%) | —    | —    | 35   |      |
| Horizontal pulse output rise time            | t <sub>RHP</sub>   | HCK1, HCK2, XHCK1, XHCK2, HST1, HST2, XHST1, XHST2   | GND – V <sub>DD</sub><br>(0 – 90%)   | —    | —    | 35   | ns   |
| Horizontal pulse output fall time            | t <sub>FHP</sub>   |  | V <sub>DD</sub> – GND<br>(100 – 10%) | —    | —    | 35   |      |
| Vertical pulse output rise time              | t <sub>RVP</sub>   | VCK, XVCK, VST, XVST, ENB, XENB, OE1, OE2, XOE1, XOE2, PCO, TESTO  | GND – V <sub>DD</sub><br>(0 – 90%)   | —    | —    | 50   | ns   |
| Vertical pulse output fall time              | t <sub>FVP</sub>   |  | V <sub>DD</sub> – GND<br>(100 – 10%) | —    | —    | 50   |      |
| HCK1, HCK2, XHCK1, XHCK2/<br>DATA setup time | t <sub>STP</sub>   | HCK1, HCK2, XHCK1, XHCK2, R01, R11, R21, R31, R02, R12, R22, R32, XR01, XR11, XR21, XR31, XR02, XR12, XR22, XR32, G01, G11, G21, G31, G02, G12, G22, G32, XG01, XG11, XG21, XG31, XG02, XG12, XG22, XG32, B01, B11, B21, B31, B02, B12, B22, B32, XB01, XB11, XB21, XB31, XB02, XB12, XB22, XB32 | *3                                   | 35   | 55   | 100  | ns   |
| HCK, VCK duty                                | dHCK<br>dVCK   | HCK1, HCK2, XHCK1, XHCK2, VCK, XVCK  | *4                                   | 48   | 50   | 52   | %    |

\*1 Load capacitance CL of each output pin is shown below.

- R01, R11, R21, R31, R02, R12, R22, R32, XR01, XR11, XR21, XR31, XR02, XR12, XR22, XR32, G01, G11, G21, G31, G02, G12, G22, G32, XG01, XG11, XG21, XG31, XG02, XG12, XG22, XG32, B01, B11, B21, B31, B02, B12, B22, B32, XB01, XB11, XB21, XB31, XB02, XB12, XB22, XB32, OE1, XOE1, OE2, XOE2, TESTO, ENB, XENB : CL = 70pF
- HCK1, HCK2, XHCK1, XHCK2 : CL = 180pF
- VCK, XVCK : CL = 150pF
- HST1, HST2, XHST1, XHST2, VST, XVST, PCO : CL = 100pF

\*2 Absolute value of the time difference of the change point at HST1, XHST1, HCK1 and XHCK1 (50%) is within 15ns.




Similarly, absolute value of the time difference of the change point at HST2, XHST2, HCK2 and XHCK2 (50%) is within 15ns.

\*3 t<sub>STP</sub>: t<sub>ST1D</sub>, t<sub>ST1U</sub>, t<sub>ST2D</sub>, t<sub>ST2U</sub>


\*4 dHCK = (t<sub>HH</sub>/(t<sub>HH</sub> + t<sub>HL</sub>)) × 100, dVCK = (t<sub>VH</sub>/(t<sub>VH</sub> + t<sub>VL</sub>)) × 100

Timing Definition


Horizontal System



Vertical System



DATA



**PCI, PCO**


These pins control to turn power on/off of the ACX704AKM/BKM when the LCD is turned on/off. Connect PCO to DC-DC converter that can control power on/off of the ACX704AKM/BKM.

**Power-on Sequence**

- Raise and fall VDD1 and VDD2 simultaneously (within 10ms)
- Input the input signal\*1 for 1 field (Min.), and then raise PCI.
- After PCI becomes high, latch is performed twice at Vsync. When both of them are high, PCO output is changed from low to high.

(Turn the power on of the ACX704AKM/BKM at this timing.)

Also, effective screen is displayed after two fields of entire white display from this timing.




\*1 Hsync, Vsync, DENB, MCK, DATA

\*2 HST1, XHST1, HST2, XHST2, HCK1, XHCK1, HCK2, XHCK2, VST, XVST, VCK, XVCK, ENB, XENB, OE1, XOE1, OE2, XOE2, TESTO, (FRP)

**Power-off Sequence (Standby)**

- When LCD is off, LCD is turned off after entire white display.



\*1 HST1, XHST1, HST2, XHST2, HCK1, XHCK1, HCK2, XHCK2, VST, XVST, VCK, XVCK, ENB, XENB, OE1, XOE1, OE2, XOE2, TESTO, (FRP)


**SLIN**

This is a selector switch for sync input signal mode.

SLIN: Low → Hsync + Vsync Mode.

SLIN: High → DENB ONLY Mode. (Vsync is invalid.)

Horizontal Direction Input Signal Timing Chart




\*1 Input either Hsync + Vsync or DENB as sync input signal.


Input Signal AC Characteristics (V<sub>DD1</sub> = 3.0 to 3.6V, T<sub>a</sub> = -25 to +75°C)

| Item                      | Symbol   | Min.  | Typ.    | Max.   |
|---------------------------|----------|-------|---------|--------|
| MCK frequency             | ftch     | 3MHz  | 5.58MHz | 8MHz   |
| MCK low, high pulse width | tch, tcl | —     | 0.5tclk | —      |
| DATA setup time           | tds      | 10ns  | —       | —      |
| DATA hold time            | tdh      | 15ns  | —       | —      |
| DENB setup time           | tdes     | 10ns  | —       | —      |
| DENB hold time            | tdeh     | 15ns  | —       | —      |
| Hsync setup time          | thss     | 10ns  | —       | —      |
| Hsync low pulse width     | thsw     | 4tclk | —       | 16tclk |

Vertical Direction Input Signal Timing Chart



- 15 -




\*1 Input either Hsync + Vsync or DENB as sync input signal.

Input Signal AC Characteristics (V<sub>DD1</sub> = 3.0 to 3.6V, Ta = -25 to +75°C)


| Item                                       | Symbol | Min.    | Typ. | Max.     |
|--|--------|---------|------|----------|
| Hsync falling edge<br>→ Vsync falling edge | tvhde  | 3tclk   | —    | 352tclk  |
| Vsync low pulse width                      | tvsw   | 2 lines | —    | 14 lines |

### Horizontal Direction Timing Chart






Vertical Direction Timing Chart



\*1 FRP (O): FRP pulse at odd field. FRP (E): FRP pulse at even field.

Reference Voltage Driver Block

Block Diagram



Electrical Characteristics (Reference voltage driver block)

Resistor array output voltage

(V<sub>DD1</sub> = 3.3V, V<sub>DD2</sub> = 5.0V, T<sub>a</sub> = 25°C)

| Item | Min. | Typ.  | Max. | Unit | Item | Min. | Typ.  | Max. | Unit |
|------|------|-------|------|------|------|------|-------|------|------|
| VH0  | —    | 4.800 | —    | V    | VL0  | —    | 0.200 | —    | V    |
| VH1  | —    | 3.900 | —    |      | VL1  | —    | 1.100 | —    |      |
| VH2  | —    | 3.325 | —    |      | VL2  | —    | 1.675 | —    |      |
| VH3  | —    | 2.950 | —    |      | VL3  | —    | 2.050 | —    |      |
| VH4  | —    | 2.600 | —    |      | VL4  | —    | 2.400 | —    |      |
| VH5  | —    | 2.250 | —    |      | VL5  | —    | 2.750 | —    |      |
| VH6  | —    | 1.950 | —    |      | VL6  | —    | 3.050 | —    |      |
| VH7  | —    | 1.500 | —    |      | VL7  | —    | 3.500 | —    |      |
| VH8  | —    | 0.500 | —    |      | VL8  | —    | 4.500 | —    |      |


## AC, DC Characteristics

(V<sub>DD1</sub> = 3.3V, V<sub>DD2</sub> = 5.0V, T<sub>a</sub> = -25 to +75°C)



| Item   | Symbol           | Conditions  | Min.                   | Typ. | Max.      | Unit |
|--|------------------|---|------------------------|------|-----------|------|
| Supply voltage                                     | V <sub>DD2</sub> | —   | 4.7                    | 5.0  | 5.3       | V    |
| Current consumption                                | I <sub>DD2</sub> | Input voltage = 2.5V,<br>During no load   | —                      | 3.4  | 6.0       | mA   |
| V <sub>H</sub> , V <sub>L</sub> input current high | I <sub>IH</sub>  | Input voltage = 4.8V  | -0.15                  | —    | 0.15      | μA   |
| V <sub>H</sub> , V <sub>L</sub> input current low  | I <sub>IL</sub>  | Input voltage = 0.2V  | -0.15                  | —    | 0.15      | μA   |
| Voltage gain                                       | A <sub>V</sub>   | Input voltage = 0.2 to 4.8V   | 0.985                  | —    | —         | V/V  |
| Output voltage high                                | V <sub>OH</sub>  | I <sub>SOURCE</sub> = 10mA  | V <sub>DD2</sub> - 1.0 | —    | —         | V    |
| Output voltage low                                 | V <sub>OL</sub>  | I <sub>SINK</sub> = 10mA  | —                      | —    | GND + 1.0 | V    |
| COM output voltage high                            | V <sub>COH</sub> | I <sub>SOURCE</sub> = 10mA  | V <sub>DD2</sub> - 0.1 | —    | —         | V    |
| COM output voltage low                             | V <sub>COL</sub> | I <sub>SINK</sub> = 10mA  | —                      | —    | GND + 0.1 | V    |
| Offset voltage                                     | V <sub>OFF</sub> | R <sub>s</sub> = 10kΩ   | —                      | —    | 20        | mV   |
| Load regulation                                    | ΔV <sub>o</sub>  | Input voltage = 0.2 to 4.8V<br>I <sub>SOURCE</sub> = 10mA<br>I <sub>SINK</sub> = 10mA | —                      | ±5   | ±10       | mV   |
| Output impedance                                   | R <sub>IMP</sub> | V <sub>0</sub> to V <sub>8</sub>  | —                      | 15   | —         | Ω    |
| Settling time 1                                    | t <sub>s1</sub>  | Measurement circuit 1   | —                      | —    | 10        | μs   |
| Settling time 2                                    | t <sub>s2</sub>  | Measurement circuit 1   | —                      | —    | 10        | μs   |
| Settling time 3                                    | t <sub>s3</sub>  | Measurement circuit 2   | —                      | —    | 6         | μs   |
| Settling time 4                                    | t <sub>s4</sub>  | Measurement circuit 2   | —                      | —    | 6         | μs   |

Measurement Circuit

Measurement circuit 1



Measurement circuit 2




VRFSTB

This is a selector switch for reference voltage driver output on/off.

VRFSTB: Low → V0 to V8 and VCOM are GND level.

VRFSTB: High → V0 to V8 and VCOM are active.

Application Circuit




\*1 Connect PCO to DC-DC converter that can control power on/off of the ACX704AKM/BKM.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline

Unit: mm

128PIN TFBGA (PLASTIC)



PACKAGE STRUCTURE

|                    |                   |
|--------------------|-------------------|
| PACKAGE MATERIAL   | ORGANIC SUBSTRATE |
| TERMINAL TREATMENT | —                 |
| TERMINAL MATERIAL  | SOLDER            |
| PACKAGE MASS       | 0.22g             |

|            |                      |
|------------|----------------------|
| SONY CODE  | TFBGA-128P-061       |
| EIAJ CODE  | P-TFBGA128-11x11-0.8 |
| JEDEC CODE | —                    |