## FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Bidirectional switches connect inputs to outputs
- 24:6 Mux/Demux switches
- Zero propagation delay, zero ground bounce
- Individual controls for each bank
- Undershoot clamp diodes on all switch and control pins
- TTL-compatible control inputs
- Available in 48-pin QVSOP Package


## APPLICATIONS

- Logic replacment
- Video, audio, graphics switching, muxing
- Hot-swapping, hot-docking
- Voltage translation (5V to 3.3V)


## DESCRIPTION:

The QS33X253 is a high-speed CMOS 24:6 (3, dual 4:1) multiplexer/ demultiplexer. The QS33X253 is a member of the MultiWidth ${ }^{\text {TM }}$ family and is functionally compatible to three of the QuickSwitch version of the 74F253, 74FCT253, and the 74ALS/AS/LS253 Dual 4:1 multiplexers. The low ON resistance of the QS33X253 allows inputs to be connected to outputs without adding propagation delay and without generating additional ground bounce noise. TTL-compatible control circuitry with "Break-before-make" feature avoids bus contention on the demux side. This part is ideal for video switching and four way memory bank interleaving applications.

Mux/Demux devices provide an order of magnitude faster speed than equivalent logic devices.

The QS33X253 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM




## PIN CONFIGURATION



## PIN DESCRIPTION

| Pin Names | I/O | Description |
| :---: | :---: | :--- |
| Ixx | I | Data Inputs |
| Soxx, S1xx | I | Select Inputs |
| $\overline{\mathrm{Ex}}$ | I | Enable Inputs |
| Yx | 0 | Data Outputs |

ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Symbol | Description | Max. | Unit |
| :--- | :--- | :---: | :---: |
| Vterm $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Input Voltage VIN | -0.5 to +7 | V |
| VAC $^{2}$ | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| Iout | DC Output Current | 120 | mA |
| PmaX | Maximum Power Dissipation $\left(\mathrm{TA}_{\mathrm{A}}=85^{\circ} \mathrm{C}\right)$ | .5 | W |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc Terminals.
3. All terminals except Vcc.

## CAPACITANCE

$\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{VIN}=0 \mathrm{~V}\right.$, VOUT $=0 \mathrm{~V}$ )

| Pins |  | Typ. | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Control Inputs |  | 4 | 5 | pF |
| Quickswitch Channels | Demux | 5 | 7 | pF |
| (Switch OFF) | Mux | 14 | 16 | pF |

NOTE:

1. This parameter is guaranteed at characterization but not tested.

## FUNCTION TABLE(1, 2)

| Enable |  | Select |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{E A}$ | $\overline{E B}$ | S1AB | SOAB | $Y_{\text {A }}$ | $Y_{B}$ |  |
| H | X | X | X | Hi-Z | X | Disable A |
| X | H | X | X | X | Hi-Z | Disable B |
| L | L | L | L | loa | Iob | S $1-0=0$ |
| L | L | L | H | 11 A | 118 | S $1-0=1$ |
| L | L | H | L | 12A | 128 | S $1-0=2$ |
| L | L | H | H | 13 A | I 3B | S $1-0=3$ |

## NOTES:

1. $\mathrm{H}=\mathrm{HIGH}$ Voltage Level

L = LOW Voltage Level
X = Don't Care
Z = High-Impedence
2. This table represents the function for block "AB".

The "CD" block nomenclature substitutes "A" for "C" and "B" for " $D$ ".
The "EF" block nomenclature substitutes "A" for " $E$ " and "B" for " $F$ ".

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Inputs | 2 | - | - | V |
| VIL | Input LOW Voltage | Guaranteed Logic LOW for Control Inputs | - | - | 0.8 | V |
| IIN | Input Leakage Current (Control Inputs) | $0 \mathrm{~V} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | Off-State Current (Hi-Z) | $\mathrm{OV} \leq$ Vout $\leq$ Vcc | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance | $\mathrm{Vcc}=\mathrm{Min} ., \mathrm{VIN}=0 \mathrm{~V}$, ION $=30 \mathrm{~mA}$ | - | 7 | 10 | $\Omega$ |
| Ron | Switch ON Resistance | $\mathrm{Vcc}=$ Min., $\mathrm{VIN}=2.4 \mathrm{~V}$, $\mathrm{IoN}=15 \mathrm{~mA}$ | - | 10 | 15 | $\Omega$ |
| Vp | Pass Voltage ${ }^{(2)}$ | VIN $=\mathrm{Vcc}=5 \mathrm{~V}$, IOUT $=-5 \mu \mathrm{~A}$ | 3.7 | 4 | 4.2 | V |

## NOTES:

1. Typical values are at $\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
2. Pass voltage is guaranteed but not production tested.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | VCC $=$ Max., VIN $=$ GND or Vcc, $f=0$ | 9 | $\mu \mathrm{~A}$ |
| $\Delta \mathrm{ICC}$ | Power Supply Current per Control Input $\mathrm{HIGH}^{(2)}$ | Vcc $=$ Max., VIN $=3.4 \mathrm{~V}, \mathrm{f}=0$ | 1.5 | mA |
| ICCD | Dynamic Power Supply Current per MHZ ${ }^{(3)}$ | Vcc $=$ Max., I and Y pins open <br> Control Input Toggling at $50 \%$ Duty Cycle | 0.25 | $\mathrm{~mA} / \mathrm{MHz}$ |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per TTL driven input ( $\mathrm{V} \operatorname{IN}=3.4 \mathrm{~V}$, control inputs only). I and Y pins do not contribute to $\Delta \mathrm{lcc}$.
3. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The I and $Y$ inputs generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$
CLOAD $=50 \mathrm{pF}$, RLOAD $=500 \Omega$ unless otherwise noted.

| Symbol | Parameter | Min. ${ }^{(1)}$ | Typ. | Max. |
| :---: | :--- | :---: | :---: | :---: |
| tPLH <br> tPHL | Data Propagation Delay ${ }^{(2,3)}$ <br> In to Y | - | - | 0.25 |
| tPZL <br> tPZH | Switch Turn-On Delay <br> Sn to Y | 0.5 | ns |  |
| tPZL <br> tPZH | Switch Turn-Off Delay <br> En to Y | 0.5 | 6.6 |  |
| tPLZ <br> tPHZ | Switch Turn-Off Delay ${ }^{(2)}$ <br> En to Y, Sn to Y | 0.5 | ns |  |

## NOTES:

1. Minimums guaranteed but not tested.
2. This parameter is guaranteed but not tested
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for $\mathrm{CL}=50 \mathrm{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## ORDERING INFORMATION

IDTQS

$33 \times 253$
High Speed CMOS Quickswitch Multiwidth 24:6 Mux/Demux

CORPORATE HEADQUARTERS
2975 StenderWay
Santa Clara, CA 95054

Industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

QVSOP

