

### 3-W High-Voltage Switchmode Regulator

#### **FEATURES**

- 10- to 120-V Input Range
- Current-Mode Control
- On-chip 200-V, 7-Ω MOSFET Switch
- SHUTDOWN and RESET
- High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)


#### **DESCRIPTION**

The Si9102 high-voltage switchmode regulator is a monolithic BiC/DMOS integrated circuit which contains most of the components necessary to implement a high-efficiency dc-to-dc converter up to 3 watts. It can either be operated from a low-voltage dc supply, or directly from a 10- to 120-V unregulated dc power source.

This device may be used with an appropriate transformer to implement most single-ended isolated power converter topologies (i.e., flyback and forward).

The Si9102 is available in both standard and lead (Pb)-free 14-pin plastic DIP and 20-pin PLCC packages which are specified to operate over the industrial temperature range of  $-40\,^{\circ}$ C to  $85\,^{\circ}$ C.

#### **FUNCTIONAL BLOCK DIAGRAM**



Note: Figures in parenthesis represent pin numbers for 20-pin package.



#### **ABSOLUTE MAXIMUM RATINGS**

Voltages Referenced to -V <sub>IN</sub> (V <sub>CC</sub> < +V <sub>IN</sub> + 0.3 V)	Junction Temperature (T <sub>J</sub> )
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Power Dissipation (Package)a         750 mW           14-Pin Plastic DIP (J Suffix)b         750 mW           20-Pin PLCC (N Suffix)c         1400 mW
I <sub>D</sub> (Peak) (Note: 300 μs pulse, 2% duty cycle)	Thermal Impedance ( $\Theta_{JA}$ )  14-Pin Plastic DIP
HV Pre-Regulator Input Current (continuous) 3 mA Storage Temperature -65 to 125°C Operating Temperature -40 to 85°C	Notes  a. Device mounted with all leads soldered or welded to PC board.  b. Derate 6 mW/°C above 25°C  c. Derate 11.2 mW/°C above 25°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING RANGE**

voltages Referenced to $-v_{IN}$		
V <sub>CC</sub>	13.5 V	+V $_{\text{IN}}$
R <sub>OSC</sub>	to 1 MΩ	fosc
Linear Inputs	0 to 7 V	Digital Inputs 0 to V <sub>CC</sub>

SPECIFICATIONS <sup>a</sup>							
		Test Conditions Unless Otherwise Specified DISCHARGE = -VIN = 0 V		<b>Limits</b> D Suffix –40 to 85°C			
Parameter	Symbol	V <sub>CC</sub> = 10 V, +V <sub>IN</sub> = 48 V		Min <sup>d</sup>	Турс	Max <sup>d</sup>	Unit
Reference							
Output Voltage	V <sub>R</sub>	OSC IN = $-V_{IN}$ (OSC Disabled) R <sub>L</sub> = 10 M $\Omega$	Room Full	3.92 3.86	4.0	4.08 4.14	٧
Output Impedancee	Z <sub>OUT</sub>		Room	15	30	45	kΩ
Short Circuit Current	I <sub>SREF</sub>	$V_{REF} = -V_{IN}$	Room	70	100	130	μΑ
Temperature Stability <sup>e</sup>	T <sub>REF</sub>		Full		0.5	1.0	mV/°C
Oscillator			1	l.	Į.	II.	
Maximum Frequency <sup>e</sup>	f <sub>MAX</sub>	R <sub>OSC</sub> = 0	Room	1	3		MHz
1 '9' 1 A		R <sub>OSC</sub> = 330 kΩ <sup>g</sup>	Room	80	100	120	
Initial Accuracy	fosc	$R_{OSC} = 150 \text{ k}\Omega^g$	R <sub>OSC</sub> = 150 kΩ9 Room 160 200		200	240	- kHz
Voltage Stability	Δf/f	$\Delta f/f = f(13.5 \text{ V}) - f(9.5 \text{ V})/f(9.5 \text{ V})$	Room		10	15	%
Temperature Coefficiente	T <sub>OSC</sub>		Full		200	500	ppm/°(
Error Amplifier					•	•	
Feedback Input Voltage	V <sub>FB</sub>	FB Tied to COMP OSC IN = - V <sub>IN</sub> (OSC Disabled)	Room	3.96	4.00	4.04	V
Input BIAS Current	I <sub>FB</sub>		Room		25	500	nA
Open Loop Voltage Gaine	A <sub>VOL</sub>	OSC IN = $-V_{IN}$ , $V_{FB} = 4V$ ,	Room	60	80		dB
Unity Gain Bandwidthe	BW	OSC IN = - V <sub>IN</sub> (OSC Disabled)	Room	0.7	1		MHz
Dynamic Output Impedancee	Z <sub>OUT</sub>		Room		1000	2000	Ω
Output Current	I <sub>OUT</sub>	Source (V <sub>FB</sub> = 3.4 V)	Room		-2.0	-1.4	mA
Input OFFSET Voltage	V <sub>OS</sub>	OSC IN = - V <sub>IN</sub> (OSC Disabled)	Room		±15	± 40	mV




	Test Conditions Unless Otherwise Specified DISCHARGE = -VIN = 0 V		<b>Limits</b> D Suffix –40 to 85°C				
Symbol	$V_{CC}$ = 10 V, +V <sub>IN</sub> = 48 V $R_{BIAS}$ = 390 kΩ, $R_{OSC}$ = 330 kΩ	Tempb	Mind	Турс	Max <sup>d</sup>	Unit	
L		_ L		1	1		
l <sub>OUT</sub>	Sink (V <sub>FB</sub> = 4.5 V)	Room	0.12	0.15		mA	
PSRR	$9.5 \text{ V} \leq \text{ V}_{CC} \leq 13.5 \text{ V}$	Room	50	70		dB	
•		•		•			
V <sub>SOURCE</sub>	$R_L$ = 100 $Ω$ from DRAIN to $V_{CC}$ $V_{FB}$ = 0 $V$	Room	1.0	1.2	1.4	V	
t <sub>d</sub>	$R_L$ = 100 $\Omega$ from DRAIN to $V_{CC}$ $V_{SOURCE}$ = 1.5 V, See Figure 1	Room		100	200	ns	
+V <sub>IN</sub>	I <sub>IN</sub> = 10 μA	Room			120	V	
+I <sub>IN</sub>	V <sub>CC</sub> ≥ 10 V	Room			10	μΑ	
I <sub>START</sub>	Pulse Width $\leq$ 300 $\mu$ s, $V_{CC}$ = 7 $V$	Room	8	15		mA	
V <sub>REG</sub>	I <sub>PRE-REGULATOR</sub> = 10 μA Room		7.8	9.4	9.7		
V <sub>UVLO</sub>	$R_L = 100 \Omega$ from DRAIN to $V_{CC}$ See Detailed Description Room 7.0		7.0	8.8	9.2	٧	
V <sub>DELTA</sub>		Room	0.3 0.6				
Icc		Room	0.45	0.6	1.0	mA	
I <sub>BIAS</sub>		Room	10	15	20	μΑ	
•		•		•			
t <sub>SD</sub>	V <sub>SOURCE</sub> = -V <sub>IN</sub> , See Figure 2	Room		50	100		
t <sub>SW</sub>		Room	50				
t <sub>RW</sub>	See Figure 3	Room	50			ns	
t <sub>LW</sub>	coo rigale c	Room	25				
V <sub>IL</sub>		Room			2.0	.,	
V <sub>IH</sub>		Room	8.0			V	
I <sub>IH</sub>	V <sub>IN</sub> = 10 V	Room		1	5	A	
կլ	V <sub>IN</sub> = 0 V	Room	-35	-25		μA	
•				•	•		
V <sub>BR(DSS)</sub>	I <sub>DRAIN</sub> = 100 μA	Full	200	220		V	
r <sub>DS(on)</sub>	I <sub>DRAIN</sub> = 100 mA	Room			7	Ω	
I <sub>DSS</sub>	V <sub>DRAIN</sub> = 100 V	Room		5	10	μΑ	
C <sub>DS</sub>		Room		35		pF	
	IOUT PSRR  VSOURCE  td  +VIN +IIN ISTART  VREG  VUVLO  VDELTA  ICC IBIAS  tsD tsW tRW tLW VIL VIH IIH IIL  VBR(DSS) rDS(on) IDSS		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	

- Refer to PROCESS OPTION FLOWCHART for additional information. Room =  $25^{\circ}$ C, Full = as determined by the operating temperature suffix. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. Guaranteed by design, not subject to production test. Temperature coefficient of  $r_{DS(on)}$  is 0.75% per °C, typical.  $r_{CSTRAY}$  Pin 8 =  $r_{CS$



### **TIMING WAVEFORMS**



 $\begin{array}{c|c} V_{CC} \\ \hline SHUTDOWN \\ \hline 0 \\ V_{CC} \\ \hline DRAIN \\ 0 \\ \hline \end{array} \begin{array}{c} t_f \leq 10 \text{ ns} \\ \hline t_{SD} \\ \hline 10\% \\ \end{array}$ 

FIGURE 1.

FIGURE 2.





FIGURE 3.

### **TYPICAL CHARACTERISTICS**







FIGURE 5.




#### **PIN CONFIGURATIONS**

PDIP-14



PLCC-20



Top View

PIN DESCRIPTION				
	Pin			
Function	14-Pin DIP	20-Pin PLCC*		
BIAS	1	2		
+V <sub>IN</sub>	2	3		
DRAIN	3	5		
SOURCE	4	7		
-V <sub>IN</sub>	5	8		
V <sub>CC</sub>	6	9		
OSC OUT	7	10		
OSC IN	8	11		
DISCHARGE	9	12		
V <sub>REF</sub>	10	14		
SHUTDOWN	11	16		
RESET	12	17		
COMP	13	18		
FB	14	20		
*Pins 1, 4, 6, 13, 15, and 19 = N/C				

ORDERING INFORMATION						
Standard Lead (Pb)-Free Part Number		Temperature Range	Package			
Si9102DJ02	Si9102DJ02—E3	–40 to 85 °C	PDIP-14			
Si9102DN02	Si9102N02—E3	-40 to 85 °C	PLCC-20			

#### **DETAILED DESCRIPTION**

#### Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9102 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up,  $+V_{IN}$  will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between  $+V_{IN}$  and  $V_{CC}$ . This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the  $V_{CC}$  pin. The constant current is

disabled when  $V_{CC}$  exceeds 9.4 V. If  $V_{CC}$  is not forced to exceed the 9.4-V threshold, then  $V_{CC}$  will be regulated to a nominal value of 9.4 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until  $V_{CC}$  exceeds the undervoltage lockout threshold (typically 8.8-V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to  $V_{CC}$  such that the constant current source is always disabled.



**Note:** During start-up or when  $V_{CC}$  drops below 9.4-V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the  $V_{CC}$  supply can result in device damage. Figure 4 gives the typical pre-regulator current at start-up as a function of input voltage.

#### **BIAS**

To properly set the bias for the Si9102, a 390-k $\Omega$  resistor should be tied from BIAS to  $-V_{IN}$ . This determines the magnitude of bias current in all of the analog sections and the pull-up current for the  $\overline{SHUTDOWN}$  and RESET pins. The current flowing in the bias resistor is nominally 15  $\mu$ A.

#### Reference Section

The reference section of the Si9102 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. The trimming procedure that is used on the Si9102 brings the output of the error amplifier (which is configured for unity gain during trimming) to within  $\pm\,1\%$  of 4 V. This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

#### **Error Amplifier**

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input current. The noninverting input to the error amplifier (V<sub>REF</sub>) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

#### **Oscillator Section**

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC in and OSC out pins. (See Figure 5 for details of resistor value vs. frequency.) The

DISCHARGE pin should be tied to  $-V_{IN}$  for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to  $\leq 50\%$  by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization can be accomplished by capacitive coupling of a synchronization pulse into the OSC IN terminal. For a 5-V pulse amplitude and 0.5- $\mu$ s pulse width, typical values would be 100 pF in series with 3 k $\Omega$  to OSC IN.

#### **SHUTDOWN** and RESET

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Table 1. Truth Table for the SHUTDOWN and RESET Pins

SHUTDOWN	RESET	Output
Н	Н	Normal Operation
Н	1	Normal Operation (No Change)
L	Н	Off (Not Latched)
L	L	Off (Latched)
<b>_</b>	L	Off (Latched, No Change)

#### **Output Switch**

The output switch is a 7- $\Omega$ , 200-V lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9102 is connected internally to  $-V_{IN}$  and is independent of the SOURCE.



### **APPLICATIONS**




FIGURE 6. Flyback Converter for Double Battery Telecommunications Power Supplies

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?70001">http://www.vishay.com/ppg?70001</a>.