

WM8976

Low Power CODEC With Speaker Driver

DESCRIPTION

The WM8976 is a low power, high quality codec designed for portable applications such as Digital still camera or Digital Camcorder.

The device integrates a preamp for a differential mic, and includes drivers for speakers, headphone and differential or stereo line output. External component requirements are reduced as no separate microphone or headphone amplifiers are required.

Advanced on-chip digital signal processing includes a 5-band equaliser, a mixed signal Automatic Level Control for the microphone or line input through the ADC as well as a purely digital limiter function for record or playback. Additional digital filtering options are available in the ADC path, to cater for application filtering such as 'wind noise reduction'.

The WM8976 CODEC can operate as a master or a slave. An internal PLL can generate all required audio clocks for the Codec from common reference clock frequencies, such as 12MHz and 13MHz.


The WM8976 operates at analogue supply voltages from 2.5V to 3.6V, although the digital core can operate at voltages down to 1.8V to save power. The speaker outputs and OUT3/4 line outputs can run from a 5V supply if increased output power is required. Individual sections of the chip can also be powered down under software control.

FEATURES

- Stereo Codec:
- DAC SNR 98dB, THD -84dB ('A' weighted @ 48kHz)
- ADC SNR 90dB, THD -80dB ('A' weighted @ 48kHz)
- On-chip Headphone Driver with 'capless' option 40mW output power into 16Ω / 3.3V SPKVDD
- 0.9W output power into 8Ω BTL speaker / 5V SPKVDD Capable of driving piezo speakers
 - Stereo speaker drive configuration
- Mic Preamps:
 - Differential or single-ended microphone Interface
 - Programmable preamp gain
 - Psuedo differential input with common mode rejection
 - Programmable ALC / Noise Gate in ADC path
 - Low-noise bias supplied for electret microphones
 - Other features:
 - Enhanced 3-D function for improved stereo separation
- Digital playback limiter
- 5-band Equaliser (record or playback)
- Programmable ADC High Pass Filter (wind noise reduction) Programmable ADC Notch Filter
- Aux inputs for stereo analog input signals or 'beep'
- On-chip PLL supporting 12, 13, 19.2MHz and other clocks Low power, low voltage
 - 2.5V to 3.6V (digital core: 1.8V to 3.6V)
 - power consumption <30mW all-on with 2.5V supplies
- 5x5mm 32-pin QFN package

APPLICATIONS

Stereo Camcorder or DSC



WOLFSON MICROELECTRONICS plc


Preliminary Technical Data, February 2005, Rev 2.0

TABLE OF CONTENTS

DESCRIPTION	1
FEATURES	1
APPLICATIONS	1
PIN CONFIGURATION	
ORDERING INFORMATION	
PIN DESCRIPTION	
ABSOLUTE MAXIMUM RATINGS	
RECOMMENDED OPERATING CONDITIONS	
ELECTRICAL CHARACTERISTICS	
TERMINOLOGY	-
SPEAKER OUTPUT THD VERSUS POWER	10
POWER CONSUMPTION	
SIGNAL TIMING REQUIREMENTS	
SYSTEM CLOCK TIMING	
AUDIO INTERFACE TIMING – MASTER MODE	
AUDIO INTERFACE TIMING – MASTER MODE	
CONTROL INTERFACE TIMING – SLAVE MODE	
CONTROL INTERFACE TIMING – 2-WIRE MODE	
INTERNAL POWER ON RESET CIRCUIT	
RECOMMENDED POWER UP/DOWN SEQUENCE	18
DEVICE DESCRIPTION	
INTRODUCTION	
INPUT SIGNAL PATH	
ANALOGUE TO DIGITAL CONVERTER (ADC)	29
INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)	32
OUTPUT SIGNAL PATH	36
3D STEREO ENHANCEMENT	42
ANALOGUE OUTPUTS	43
DIGITAL AUDIO INTERFACES	56
AUDIO SAMPLE RATES	63
MASTER CLOCK AND PHASE LOCKED LOOP (PLL)	63
GENERAL PURPOSE INPUT/OUTPUT	
OUTPUT SWITCHING (JACK DETECT)	
POWER SUPPLIES	
DAC FILTER RESPONSES	
ADC FILTER RESPONSES	
5-BAND EQUALISER	
APPLICATIONS INFORMATION	
RECOMMENDED EXTERNAL COMPONENTS	
ADDRESS:	
	03

PTD Rev 2.0 February 2005

PIN CONFIGURATION



ORDERING INFORMATION

ORDER CODE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM8976GEFL/V	-25°C to +85°C	32-pin QFN (5 x 5 mm) (lead free)	MSL3	260°C
WM8976GEFL/RV	-25°C to +85°C	32-pin QFN (5 x 5 mm) (lead free, tape and reel)	MSL3	260°C

Note:

Reel quantity = 3,500



PIN DESCRIPTION

PIN	NAME	ТҮРЕ	DESCRIPTION
1	LIP	Analogue input	Left Mic Pre-amp positive input
2	LIN	Analogue input	Left Mic Pre-amp negative input
3	L2/GPIO2	Analogue input	Left channel line input/secondary mic pre-amp positive input/GPIO pin
4	DNC	Do not connect	Leave this pin floating
5	DNC	Do not connect	Leave this pin floating
6	DNC	Do not connect	Leave this pin floating
7	LRC	Digital Input / Output	DAC and ADC Sample Rate Clock
8	BCLK	Digital Input / Output	Digital Audio Port Clock
9	ADCDAT	Digital Output	ADC Digital Audio Data Output
10	DACDAT	Digital Input	DAC Digital Audio Data Input
11	MCLK	Digital Input	Master Clock Input
12	DGND	Supply	Digital ground
13	DCVDD	Supply	Digital core logic supply
14	DBVDD	Supply	Digital buffer (I/O) supply
15	CSB/GPIO1	Digital Input / Output	3-Wire MPU Chip Select / General purpose input/output 1
16	SCLK	Digital Input	3-Wire MPU Clock Input / 2-Wire MPU Clock Input
17	SDIN	Digital Input / Output	3-Wire MPU Data Input / 2-Wire MPU Data Input/Acknowledge
18	MODE	Digital Input	Control Interface Selection
19	AUXL	Analogue input	Left Auxillary input
20	AUXR	Analogue input	Right Auxillary input
21	OUT4	Analogue Output	Buffered midrail Headphone pseudo-ground, or Right line output or MONC mix output
22	OUT3	Analogue Output	Buffered midrail Headphone pseudo-ground, or Left line output
23	ROUT2	Analogue Output	Second right output, or BTL speaker driver positive output
24	SPKGND	Supply	Speaker ground (feeds speaker amp and OUT3/OUT4)
25	LOUT2	Analogue Output	Second left output, or BTL speaker driver negative output
26	SPKVDD	Supply	Speaker supply (feed speaker amp only)
27	VMID	Reference	Decoupling for ADC and DAC reference voltage
28	AGND	Supply	Analogue ground (feeds ADC and DAC)
29	ROUT1	Analogue Output	Headphone Output Right
30	LOUT1	Analogue Output	Headphone Output Left
31	AVDD	Supply	Analogue supply (feeds ADC and DAC)
32	MICBIAS	Analogue Output	Microphone Bias



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

$$\label{eq:MSL1} \begin{split} \mathsf{MSL1} &= \mathsf{unlimited} \ \text{floor} \ \text{life} \ at <\!\!30^\circ\text{C} \ / \ 85\% \ \text{Relative} \ \text{Humidity}. \ \text{Not normally stored in moisture barrier bag}. \\ \mathsf{MSL2} &= \mathsf{out} \ \text{of} \ \text{bag storage for 1 year} \ at <\!\!30^\circ\text{C} \ / \ 60\% \ \text{Relative} \ \text{Humidity}. \ \text{Supplied in moisture barrier bag}. \\ \mathsf{MSL3} &= \mathsf{out} \ \text{of} \ \text{bag storage for 168 hours} \ at <\!\!30^\circ\text{C} \ / \ 60\% \ \text{Relative} \ \text{Humidity}. \ \text{Supplied in moisture barrier bag}. \\ \end{split}$$

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX	
DBVDD, DCVDD, AVDD supply voltages	-0.3V	+3.63V	
SPKVDD supply voltage	-0.3V	+7V	
Voltage range digital inputs	DGND -0.3V	DVDD +0.3V	
Voltage range analogue inputs	AGND -0.3V	AVDD +0.3V	
Operating temperature range, T _A	-25°C	+85°C	
Storage temperature prior to soldering	30°C max / 85% RH max		
Storage temperature after soldering	-65°C	+150°C	

Notes

1. Analogue and digital grounds must always be within 0.3V of each other.

2. All digital and analogue supplies are completely independent from each other.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Digital supply range (Core)	DCVDD		1.62		3.6	V
Digital supply range (Buffer)	DBVDD		1.8		3.6	V
Analogue core supply range	AVDD		2.5		3.6	V
Analogue output supply range	SPKVDD		2.5		5.5	V
Ground	DGND, AGND, SPKGND			0		V



ELECTRICAL CHARACTERISTICS

Test Conditions

DCVDD=1.8V, AVDD=DBVDD=SPKVDD = 3.3V, T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Microphone Preamp Inputs (LIP	, LIN, RIP, RIN	, L2, R2)				
Full-scale Input Signal Level – note this changes with AVDD (Note 1)	V _{INFS}	PGABOOST = 0dB INPPGAVOL = 0dB		1.0 0		Vrms dBV
Mic PGA equivalent input noise	At 35.25dB gain			TBD		uV
Input resistance	R _{MICIN}	Gain set to 35.25dB		1.6		kΩ
	R _{MICIN}	Gain set to 0dB		47		kΩ
	R _{MICIN}	Gain set to -12dB		75		kΩ
	R _{MICIP}	MICP2INPPGA = 1		94		kΩ
	RMICIP	MICP2INPPGA = 0		TBD		kΩ
Input Capacitance	C _{MICIN}			10		pF
Recommended coupling cap	C _{COUP}			220		pF
MIC Programmable Gain Amplifi	er (PGA)	•				•
Programmable Gain	•		-12		35.25	dB
Programmable Gain Step Size		Guaranteed monotonic		0.75		dB
Mute Attenuation				TBD		dB
Selectable Input Gain Boost (0/+	20dB)					
Gain Boost on PGA input		Boost disabled		0		dB
		Boost enabled		20		dB
Gain range from AUXL or L2 input to boost/mixer			-12		+6	dB
Gain step size to boost/mixer				3		dB
Auxilliary Analogue Inputs (AUX	L, AUXR)					
Full-scale Input Signal Level (0dB) – note this changes with AVDD	VINFS			AVDD/3.3 0		Vrms dBV
Input Resistance (Note 2)	R _{AUXINLMIN}	Left Input boost and mixer enabled, at max gain		4.3		kΩ
	R _{AUXINLTYP}	Left Input boost and mixer enabled, at 0dB gain		8.6		kΩ
	Rauxinlmax	Left Input boost and mixer enabled, at min gain		39.1		kΩ
	Rauxinrmin	Right Input boost, mixer and beep enabled, at max gain		3		kΩ
	RAUXINRTYP	Right Input boost, mixer and beep enabled, at 0dB gain		6		kΩ
	Rauxinrmax	Right Input boost, mixer and beep enabled, at min gain		29		kΩ
Input Capacitance	C _{MICIN}			10		pF



Test Conditions

DCVDD=1.8V, AVDD=DBVDD=SPKVDD = 3.3V, T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Automatic Level Control (ALC)						
Target Record Level			-28.5		-6	dB
Programmable gain			-12		35.25	
Gain Hold Time (Note 3,5)	t _{HOLD}	MCLK = 12.288MHz	0, 2.67,	5.33, 10.67,	, 43691	ms
		(Note 3)	(time d	oubles with eac	ch step)	
Gain Ramp-Up (Decay) Time	t _{DCY}	ALCMODE=0 (ALC),	3.3,	6.6, 13.1, , 3	3360	ms
(Note 4,5)		MCLK=12.288MHz	(time d	oubles with eac	ch step)	
		(Note 3) ALCMODE=1 (limiter),	0.72	1 45 0.01	744	-
		MCLK=12.288MHz		, 1.45, 2.91, …	-	
		(Note 3)	(time doubles with each step)			
Gain Ramp-Down (Attack) Time	t _{ATK}	ALCMODE=0 (ALC),	0.83	1.66, 3.33,	, 852	ms
(Note 4,5)		MCLK=12.288MHz		oubles with eac		
		(Note 3)				_
		ALCMODE=1 (limiter),	0.18,	0.36, 0.73,	, 186	
		MCLK=12.288MHz (Note 3)	(time d	oubles with eac	ch step)	
Mute Attenuation		(1000 0)		TBD		dB
Analogue to Digital Converter (A	DC)			166		чD
Signal to Noise Ratio (Note 6,7)	20)	A-weighted, 0dB gain		90		dB
Total Harmonic Distortion		full-scale, 0dB gain		-80		dB
(Note 8)		full sould, oub gain		00		чъ
Digital to Analogue Converter (D	AC) to Line-C	out (LOUT1, ROUT1 with	10kQ / 50pF	load)		
Full-scale output		PGA gains set to 0dB,		AVDD/3.3		Vrms
		OUT34BOOST=0		1022/0.0		VIIIIO
		PGA gains set to 0dB,		1.5x		
		OUT34BOOST=1		(AVDD/3.3)		
Signal to Noise Ratio (Note 6,7)	SNR	A-weighted	TBD	98		dB
Total Harmonic Distortion	THD	$R_L = 10k\Omega$		-84		dB
(Note 8)		full-scale signal				
Channel Separation (Note 9)		1kHz signal	80	100		dB
Output Mixers (LMX1, RMX1)						
PGA gain range into mixer			-15	0	+6	dB
PGA gain step into mixer				3		dB
Analogue Outputs (LOUT1, ROU	T1, LOUT2, R	OUT2)				
Programmable Gain range			-57	0	+6	dB
Programmable Gain step size		Monotonic		1		dB
Mute attenuation		1kHz, full scale signal		85		dB
Headphone Output (LOUT1, ROU	JT1 with 32Ω	load)				
0dB full scale output voltage (Note 10)				AVDD/3.3		Vrms
Signal to Noise Ratio	SNR	A-weighted	TBD	93		dB
Total Harmonic Distortion	THD	R _L = 16Ω, Po=20mW		0.008		%
		AVDD=3.3V		-81		dB
		R _L = 32 Ω, Po=20mW		0.007		%
		AVDD=3.3V		- 83		dB

WM8976

Test Conditions

DCVDD=1.8V, AVDD=DBVDD=SPKVDD = 3.3V, T_A = + 25° C, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Speaker Output (LOUT2, ROUT2	2 with 8Ω brid	ge tied load, INVROUT2	2=1)	•		
Full scale output voltage, 0dB		SPKBOOST=0		SPKVDD/3.3		Vrms
gain. (Note 10)		SPKBOOST=1	(SPKVDD/3.3)*1	.5	
Output Power	Po	Output power	is very close	ely correlated wit	h THD; see be	low
Total Harmonic Distortion	THD	$P_0 = 200 \text{mW}, R_L = 8\Omega,$		0.04		%
		SPKVDD=3.3V		-68		dB
		$P_0 = 320 \text{mW}, R_L = 8\Omega,$		1.0		%
		SPKVDD=3.3V		-40		dB
		$P_0 = 500 \text{mW}, R_L = 8\Omega,$		0.02		%
		SPKVDD=5V		-74		dB
		$P_0 = 860 \text{mW}, R_L = 8\Omega,$		1.0		%
		SPKVDD=5V		-40		dB
Signal to Noise Ratio	SNR	SPKVDD=3.3V,		90		dB
		R _L = 8Ω				
		SPKVDD=5V,		90		dB
		R _L = 8Ω				
Power Supply Rejection Ratio				50		dB
OUT3/OUT4 outputs (with $10k\Omega$	/ 50pF load)	1				
Full-scale output voltage, 0dB		OUT3BOOST=0/		SPKVDD/3.3	SPKVDD/3.3	
gain (Note 10)		OUT4BOOST=0				
		OUT3BOOST=1	(SPKVDD/3.3)*1	.5	Vrms
		OUT4BOOST=1				
Signal to Noise Ratio (Note 6,7)	SNR	A-weighted	TBD	98		dB
Total Harmonic Distortion	THD	R_L = 10 k Ω		-84		dB
(Note 8)		full-scale signal				
Channel Separation (Note 9)		1kHz signal	80	100		dB
Microphone Bias						
Bias Voltage	V _{MICBIAS}	MBVSEL=0		0.9*AVDD		V
		MBVSEL=1		0.75*AVDD		V
Bias Current Source	IMICBIAS				3	mA
Output Noise Voltage	Vn	1K to 20kHz		15		nV/√Hz
Digital Input / Output						
Input HIGH Level	V _{IH}		0.7×DBVD	D		V
Input LOW Level	V _{IL}				0.3×DBVDD	V
Output HIGH Level	V _{OH}	I _{OL} =1mA	0.9×DBVD	D		V
Output LOW Level	V _{OL}	I _{OH} -1mA			0.1xDBVDD	V
Input capacitance				TBD		pF
Input leakage				TBD		pА

TERMINOLOGY


- 1. Input level to LIP in pseudo-differential configurations is limited to a maximum of -3dB or THD+N performance will be reduced.
- $\ \ \, \text{Note when BEEP path is not enabled then AUXL and AUXR have the same input impedances.}$
- 3. Hold Time is the length of time between a signal detected being too quiet and beginning to ramp up the gain. It does not apply to ramping down the gain when the signal is too loud, which happens without a delay.
- 4. Ramp-up and Ramp-Down times are defined as the time it takes for the PGA to sweep across 90% of its gain range.
- 5. All hold, ramp-up and ramp-down times scale proportionally with MCLK
- 6. Signal-to-noise ratio (dB) SNR is a measure of the difference in level between the full scale output and the output with no signal applied. (No Auto-zero or Automute function is employed in achieving these results).



- Dynamic range (dB) DR is a measure of the difference between the highest and lowest portions of a signal. Normally a THD+N measurement at 60dB below full scale. The measured signal is then corrected by adding the 60dB to it. (e.g. THD+N @ -60dB= -32dB, DR= 92dB).
- 8. THD+N (dB) THD+N is a ratio, of the rms values, of (Noise + Distortion)/Signal.
- 9. Channel Separation (dB) Also known as Cross-Talk. This is a measure of the amount one channel is isolated from the other. Normally measured by sending a full scale signal down one channel and measuring the other.
- 10. The maximum output voltage can be limited by the speaker power supply. If OUT3BOOST, OUT4BOOST or SPKBOOST is set then SPKVDD should be 1.5xAVDD to prevent clipping taking place in the output stage (when PGA gains are set to 0dB).



SPEAKER OUTPUT THD VERSUS POWER



POWER CONSUMPTION

Estimated power consumption for typical scenarios are shown below.

For more information on power consumption of individual blocks, see "Estimated Supply Currents" section.

Unless otherwise specified, all supply voltages are 3.3V.

MODE	AVDD	DCVDD	UNITS
Off	0	0	mA
Sleep (VREF maintained)	0.1	0	mA
Record (8kHz, PLL enabled)	5.3	0.8	mA
Stereo HP Playback (44.1kHz, PLL enabled)	6.6	4.3	mA

Table 1 Power Consumption

Notes:

1. DBVDD Supply current is not shown, as this is determined by loading on the digital I/O pins.



SIGNAL TIMING REQUIREMENTS

SYSTEM CLOCK TIMING




Figure 1 System Clock Timing Requirements

Test Conditions

DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, T_A = +25°C, Slave Mode fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT		
System Clock Timing Information							
MCLK System clock cycle time	T _{MCLKY}	Tbd			ns		
MCLK duty cycle	T _{MCLKDS}	60:40		40:60			

AUDIO INTERFACE TIMING - MASTER MODE




Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)



Test Conditions

 $\label{eq:DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, T_{A}=+25^{\circ}C, Slave Mode, fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated.$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Data Input Timing Information					
FRAME propagation delay from BCLK falling edge	t _{DL}			10	ns
ADCDAT propagation delay from BCLK falling edge	t _{DDA}			10	ns
DACDAT setup time to BCLK rising edge	t _{DST}	10			ns
DACDAT hold time from BCLK rising edge	t _{DHT}	10			ns

AUDIO INTERFACE TIMING - SLAVE MODE




Figure 3 Digital Audio Data Timing – Slave Mode

Test Conditions

DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, T_A=+25°C, Slave Mode, fs=48kHz, MCLK= 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Data Input Timing Information	•				
BCLK cycle time	t _{BCY}	50			ns
BCLK pulse width high	t _{BCH}	20			ns
BCLK pulse width low	t _{BCL}	20			ns
FRAME set-up time to BCLK rising edge	t _{LRSU}	10			ns
FRAME hold time from BCLK rising edge	t _{LRH}	10			ns
DACDAT hold time from BCLK rising edge	t _{DH}	10			ns
ADCDAT propagation delay from BCLK falling edge	t _{DD}			10	ns

Note:

BCLK period should always be greater than or equal to MCLK period.



CONTROL INTERFACE TIMING – 3-WIRE MODE




Figure 4 Control Interface Timing – 3-Wire Serial Control Mode

Test Conditions

DCVDD = 1.8V, DBVDD = AVDD = SPKVDD = 3.3V, DGND = AGND = SPKGND = 0V, T_A =+25°C, Slave Mode, fs=48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Program Register Input Information					
SCLK rising edge to CSB rising edge	tscs	80			ns
SCLK pulse cycle time	tscy	200			ns
SCLK pulse width low	t _{SCL}	80			ns
SCLK pulse width high	t _{SCH}	80			ns
SDIN to SCLK set-up time	t _{DSU}	40			ns
SCLK to SDIN hold time	t _{DHO}	40			ns
CSB pulse width low	t _{CSL}	40			ns
CSB pulse width high	t _{CSH}	40			ns
CSB rising to SCLK rising	tcss	40			ns
Pulse width of spikes that will be suppressed	t _{ps}	0		5	ns



CONTROL INTERFACE TIMING – 2-WIRE MODE




Figure 5 Control Interface Timing – 2-Wire Serial Control Mode

Test Conditions

 $\label{eq:DCVDD=1.8V} DBVDD=AVDD=SPKVDD=3.3V, \quad DGND=AGND=SPKGND=0V, \quad T_A=+25^{\circ}C, \quad Slave \quad Mode, \quad fs=48kHz, \\ MCLK=256fs, 24-bit \; data, unless \; otherwise \; stated.$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT		
Program Register Input Information							
SCLK Frequency		0		400	kHz		
SCLK Low Pulse-Width	t ₁	1.3			us		
SCLK High Pulse-Width	t ₂	600			ns		
Hold Time (Start Condition)	t ₃	600			ns		
Setup Time (Start Condition)	t4	600			ns		
Data Setup Time	t ₅	100			ns		
SDIN, SCLK Rise Time	t ₆			300	ns		
SDIN, SCLK Fall Time	t ₇			300	ns		
Setup Time (Stop Condition)	t ₈	600			ns		
Data Hold Time	t9			900	ns		
Pulse width of spikes that will be suppressed	t _{ps}	0		5	ns		



INTERNAL POWER ON RESET CIRCUIT




Figure 6 Internal Power on Reset Circuit Schematic

The WM8976 includes an internal Power-On-Reset Circuit, as shown in Figure 6, which is used reset the digital logic into a default state after power up. The POR circuit is powered from AVDD and monitors DVDD. It asserts PORB low if AVDD or DVDD is below a minimum threshold.




Figure 7 Typical Power up Sequence where AVDD is Powered before DVDD

Figure 7 shows a typical power-up sequence where AVDD comes up first. When AVDD goes above the minimum threshold, V_{pora} , there is enough voltage for the circuit to guarantee PORB is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. Now AVDD is at full supply level. Next DVDD rises to V_{pord_on} and PORB is released high and all registers are in their default state and writes to the control interface may take place.

On power down, where AVDD falls first, PORB is asserted low whenever AVDD drops below the minimum threshold $V_{\text{pora_off.}}$








Figure 8 Typical Power up Sequence where DVDD is Powered before AVDD

Figure 8 shows a typical power-up sequence where DVDD comes up first. First it is assumed that DVDD is already up to specified operating voltage. When AVDD goes above the minimum threshold, V_{pora} , there is enough voltage for the circuit to guarantee PORB is asserted low and the chip is held in reset. In this condition, all writes to the control interface are ignored. When AVDD rises to $V_{pora, on}$, PORB is released high and all registers are in their default state and writes to the control interface may take place.

On power down, where DVDD falls first, PORB is asserted low whenever DVDD drops below the minimum threshold $V_{\text{pord_off}}.$

SYMBOL	MIN	TYP	MAX	UNIT
V _{pora}	0.4	0.6	0.8	V
V _{pora_on}	0.9	1.2	1.6	V
V _{pora_off}	0.4	0.6	0.8	V
V _{pord_on}	0.5	0.7	0.9	V
Vpord off	0.4	0.6	0.8	V

Table 2 Typical POR Operation (typical values, not tested)

Notes:

- If AVDD and DVDD suffer a brown-out (i.e. drop below the minimum recommended operating level but do not go below V_{pora_off} or V_{pord_off}) then the chip will not reset and will resume normal operation when the voltage is back to the recommended level again.
- The chip will enter reset at power down when AVDD or DVDD falls below V_{pora_off} or V_{pord_off}. This may be important if the supply is turned on and off frequently by a power management system.
- 3. The minimum t_{por} period is maintained even if DVDD and AVDD have zero rise time. This specification is guaranteed by design rather than test.



RECOMMENDED POWER UP/DOWN SEQUENCE

In order to minimise output pop and click noise, it is recommended that the WM8976 device is powered up and down using one of the following sequences:

Power Up When NOT Using the Output 1.5x Boost Stage:

- 1. Turn on external power supplies. Wait for supply voltage to settle.
- 2. Set BIASEN = 1, BUFIOEN = 1 and also the VMIDSEL[1:0] bits in the Power Management 1 register. R1 = 0x00D. *Refer notes 1 and 2.
- 3. Wait for the VMID supply to settle. *Refer note 2.
- 4. Set VROI = 1. R49 = 0x003.
- 5. Set L/ROUT1EN = 1. R1 = 0x180.
- 6. Set L/RMIXEN and DACEN = 1. R3 = 0x00F.
- 7. Enable other mixers as required.
- 8. Enable other outputs as required.

Power Up When Using the Output 1.5x Boost Stage:

- 1. Turn on external power supplies. Wait for supply voltage to settle.
- 2. Set BIASEN = 1, BUFIOEN = 1, BUFDCOPEN = 1 and also the VMIDSEL[1:0] bits in the Power Management 1 register. R1 = 0x10D. *Refer notes 1 and 2.
- 3. Wait for the VMID supply to settle. *Refer note 2.
- 4. Set VROI = 1 and SPKBOOST = 1. R49 = 0x007.
- 5. Set L/ROUT2EN = 1, L/RMIXEN = 1 and DACEN = 1. R3 = 0x06F. *Note 3.
- 6. Enable other mixers as required.
- 7. Enable other outputs as required.

Power Down (all cases):

- 1. Disable power management register 1 by setting R1[8:0]=0x00.
- 2. Disable all other output stages.
- 3. Remove external power supplies.

Notes:

- This step enables the internal device bias buffer and the VMID buffer for unassigned inputs/outputs. This will provide a startup reference voltage for all inputs and outputs. This will cause the inputs and outputs to ramp towards VMID (NOT using output 1.5x boost) or 1.5 x (AVDD/2) (using output 1.5x boost) in a way that is controlled and predictable (see note 2).
- Choose the value of the VMIDSEL bits based on the startup time (VMIDSEL=10 for slowest startup, VMIDSEL=11 for fastest startup). Startup time is defined by the value of the VMIDSEL bits (the reference impedance) and the external decoupling capacitor on VMID.
- Setting DACEN to off while operating in x1.5 boost mode will cause the VMID voltage to drop to AVDD/2 midrail level and cause an output pop. To avoid this de-select DAC from mixer inputs before disabling the DAC.

In addition to the power on sequence, it is recommended that the zero cross functions are used when changing the volume in the PGAs to avoid any audible pops or clicks.




Figure 9 ADC Power Up and Down Sequence (not to scale)

SYMBOL	MIN	TYPICAL	MAX	UNIT
t _{midrail_on}		300		ms
t _{midrail_off}		6		S
t _{adcint}		2/fs		<i>n</i> /fs
ADC Group Delay		29/fs		<i>n</i> /fs

Table 3 Typical ADC Power Up and Down Sequence

Notes:

- 1. The analogue input pin charge time, t_{midrail_on}, is determined by the VMID pin charge time. This time is dependent upon the value of VMID decoupling capacitor and VMID pin input resistance and AVDD power supply rise time.
- 2. The analogue input pin discharge time, t_{midrail_off}, is determined by the VMID pin discharge time. This time is dependent upon the value of VMID decoupling capacitor and VMID pin input resistance and AVDD power supply decay time. The time, t_{midrail_off}, is measured using a 1µF capacitor and will vary dependent upon the value of input coupling capacitor.
- The timings t_{midrail_on} and t_{midrail_off} are measured using a 1μF capacitor and will vary dependent upon the value of input coupling capacitor. The measurements were taken at 10% and 90% points on the charge time curve.
- 4. While the ADC is enabled there will be LSB data bit activity on the ADCDAT pin due to system noise but no significant digital output will be present.
- The VMIDSEL and BIASEN bits must be set to enable analogue input midrail voltage and for normal ADC operation.
- 6. ADCDAT data output delay from power up with power supplies starting from 0V is determined primarily by the VMID charge time. ADC initialisation and power management bits may be set immediately after POR is released; VMID charge time will be significantly longer and will dictate when the device is stabilised for analogue input.
- ADCDAT data output delay at power up from device standby (power supplies already applied) is determined by ADC initialisation time, 2/fs.



PTD Rev 2.0 February 2005




Figure 10 DAC Power Up and Down Sequence (not to scale)

SYMBOL	MIN	TYPICAL	MAX	UNIT
t _{line_midrail_on}		60		ms
t _{line_midrail_off}		6		s
t _{hp_midrail_on}		150		ms
t _{hpmidrail_off}		9		s
t _{dacint}		2/fs		<i>n</i> /fs
DAC Group Delay		29/fs		<i>n</i> /fs

Table 4 Typical DAC Power Up and Down Sequence

Notes:

- The lineout charge time, t_{line_midrail_on}, is mainly determined by the VMID pin charge time. This time is dependent upon the value of VMID decoupling capacitor and VMID pin input resistance and AVDD power supply rise time. The values above were measured using a 1µF capacitor and were taken at 10% and 90% points on the charge time curve.
- 2. It is not advisable to allow DACDAT data input during initialisation of the DAC. If the DAC data value is not zero at point of initialisation, then this is likely to cause a pop noise on the analogue outputs. The same is also true if the DACDAT is removed at a none zero value, and no mute function has been applied to the signal beforehand.
- 3. The lineout discharge time, t_{line_midrail_off}, is dependent upon the value of the lineout coupling capacitor and the leakage resistance path to ground. The values above were measured using a 1μF capacitor and were taken at 10% and 90% points on the discharge time curve.



- 4. The headphone charge time, t_{hp_midrail_on}, is mainly determined by the headphone output coupling capacitor charge time. This time is dependent upon the value of the headphone coupling capacitor. The values above were measured using a 100µF capacitor and were taken at 10% and 90% points on the charge time curve.
- 5. The headphone discharge time, t_{hp_midrail_off}, is dependent upon the value of the headphone coupling capacitor and the leakage resistance path to ground. The values above were measured using a 100µF capacitor and were taken at 10% and 90% points on the discharge time curve.
- 6. The VMIDSEL and BIASEN bits must be set to enable analogue output midrail voltage and for normal DAC operation.



DEVICE DESCRIPTION

INTRODUCTION

The WM8976 is a low power audio codec combining a high quality stereo audio DAC and mono ADC, with flexible line and microphone input and output processing. Applications for this device include digital camcorders, and digital still cameras with mono record and mono or stereo playback capability.

FEATURES

The chip offers great flexibility in use, and so can support many different modes of operation as follows:

MICROPHONE INPUT

A microphone pre-amp is provided, allowing for a microphone to be pseudo-differentially connected, with user-defined gain using internal resistors. The provision of the common mode input pin allows for rejection of common mode noise on the microphone input (Level depends on gain setting chosen). A microphone bias is output from the chip which can be used to bias the microphone. The signal routing can be configured to allow manual adjustment of mic level, or indeed to allow the ALC loop to control the level of mic signal that is transmitted.

Total gain through the microphone path of up to +55.25dB can be selected.

PGA AND ALC OPERATION

A programmable gain amplifier is provided in the input path to the ADC. This may be used manually or in conjunction with a mixed analogue/digital automatic level control (ALC) which keeps the recording volume constant.

LINE INPUTS (AUXL, AUXR)

The inputs, AUXL and AUXR, can be used as a stereo line input or as an input for warning tones (or 'beeps') etc. The AUXL input can be summed into the record path, along with the microphone preamp output.

ADC

The ADC uses a multi-bit high-order oversampling architecture to deliver optimum performance with low power consumption.

HI-FI DAC

The stereo hi-fi DAC provides high quality audio playback suitable for all portable audio hi-fi type applications, including MP3 players and portable disc players of all types.

OUTPUT MIXERS

Flexible mixing is provided on the outputs of the device. A stereo mixer is provided for the stereo headphone or line outputs, LOUT1/ROUT1, and additional summers on the OUT3/OUT4 outputs allow for an optional differential or stereo line output on these pins. Gain adjustment PGAs are provided for the LOUT1/ROUT1 and LOUT2/ROUT2 outputs, and signal switching is provided to allow for all possible signal combinations. The output buffers can be configured in several ways, allowing support of up to three sets of external transducers; ie stereo headphone, BTL speaker, and BTL earpiece may be connected simultaneously. Thermal implications should be considered before simultaneous full power operation of all outputs is attempted.

Alternatively, if a speaker output is not required, the LOUT2 and ROUT2 pins might be used as a stereo headphone driver, (disable output invert buffer on ROUT2). In that case two sets of headphones might be driven, or the LOUT2 and ROUT2 pins used as a line output driver.



OUT3 and OUT4 can be configured to provide an additional stereo lineout from the output of the DACs, the mixers or the input microphone boost stages. Alternatively OUT4 can be configured as a mono mix of left and right DACs or mixers, or simply a buffered version of the chip midrail reference voltage. OUT3 can also be configured as a buffered VMID output. This voltage may then be used as a headphone 'pseudo ground' allowing removal of the large AC coupling capacitors often used in the output path.

AUDIO INTERFACES

The WM8976 has a standard audio interface, to support the transmission of mono or stereo data to and from the chip. This interface is a 3 wire standard audio interface which supports a number of audio data formats including I2S, DSP/PCM Mode (a burst mode in which LRC sync plus 2 data packed words are transmitted), MSB-First, left justified and MSB-First, right justified, and can operate in master or slave modes.

CONTROL INTERFACES

To allow full software control over all its features, the WM8976 offers a choice of 2 or 3 wire MPU control interface. It is fully compatible and an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs.

Selection between the modes is via the MODE pin. In 2 wire mode the address of the device is fixed as 0011010.

CLOCKING SCHEMES

WM8976 offers the normal audio DAC clocking scheme operation, where 256fs MCLK is provided to the DAC and ADC.

A PLL is included which may be used to generate these clocks in the event that they are not available from the system controller. This PLL uses an input clock, typically the 12MHz USB or ilink clock, to generate high quality audio clocks. If this PLL is not required for generation of these clocks, it can be reconfigured to generate alternative clocks which may then be output on the GPIO pin and used elsewhere in the system.

POWER CONTROL

The design of the WM8976 has given much attention to power consumption without compromising performance. It operates at very low voltages, and includes the ability to power off any unused parts of the circuitry under software control, and includes standby and power off modes.

OPERATION SCENARIOS

Flexibility in the design of the WM8976 allows for a wide range of operational scenarios, some of which are proposed below:

Camcorder; The provision of a microphone preamplifier allows support for both internal and external microphones. All drivers for speaker, headphone and line output connections are integrated. The selectable 'application filters' after the ADC provide for features such as 'wind noise' reduction, or mechanical noise reducing filters.

Digital still camera recording; Support for digital recording is similar to the camcorder case. But additionally if the DSC supports MP3 playback, and perhaps recording, the ability of the ADC to support full 48ks/s high quality recording increases device flexibility.

ANALOG FM TUNER SUPPORT

An analog stereo FM tuner might be connected to the AUX inputs of WM8976, and the stereo signal listened to via headphones, if required.



INPUT SIGNAL PATH

The WM8976 has a number of flexible analogue inputs. The input PGA stage is followed by a boost/mix stage which drives into the ADC. The input path has three input pins which can be configured in a variety of ways to accommodate single-ended, differential or dual differential microphones. There are two auxiliary input pins, and the AUXL input can be fed into to the input boost/mix stage as well as driving into the output path. A bypass path exists from the output of the boost/mix stage into the output left mixer.

MICROPHONE INPUTS

The WM8976 can accommodate a variety of microphone configurations including single ended and differential inputs. The input to the differential input PGA are LIN, LIP and L2.

In single-ended microphone input configuration the microphone signal should be input to LIN or RIN and the internal NOR gate configured to clamp the non-inverting input of the input PGA to VMID.




Figure 11 Microphone Input PGA Circuit



Preliminary Technical Data

The input PGA is enabled by the IPPGAENL register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2	2	INPPGAENL	0	Left channel input PGA enable
Power				0 = disabled
Management 2				1 = enabled

Table 5 Input PGA Enable Register Settings

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R44 Input	0	LIP2INPPGA	1	Connect LIP pin to left channel input PGA amplifier positive terminal.
Control				0 = LIP not connected to input PGA
				1 = input PGA amplifier positive terminal connected to LIP (constant input impedance)
	1	LIN2INPPGA	1	Connect LIN pin to left channel input PGA negative terminal.
				0=LIN not connected to input PGA
				1=LIN connected to input PGA amplifier negative terminal.
	2	L2_2INPPGA	0	Connect L2 pin to left channel input PGA positive terminal.
				0=L2 not connected to input PGA
				1=L2 connected to input PGA amplifier positive terminal (constant input impedance).

Table 6 Input PGA Control

INPUT PGA VOLUME CONTROLS

The input microphone PGA has a gain range from -12dB to +35.25dB in 0.75dB steps. The gain from the LIN input to the PGA output and from the L2 amplifier to the PGA output are always common and controlled by the register bits INPPGAVOLL[5:0]. These register bits also affect the LIP pin when LIP2INPPGA=1, the L2 pin when L2_2INPPGA=1 and the L2 pin when L2_2INPPGA=1.

When the Automatic Level Control (ALC) is enabled the input PGA gain is controlled automatically and the INPPGAVOLL bits should not be used.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R45	5:0	INPPGAVOLL	010000	Input PGA volume
Input PGA				000000 = -12dB
volume control				000001 = -11.25db
				010000 = 0dB
				111111 = 35.25dB
	6	INPPGAMUTEL	0	Mute control for input PGA:
				0=Input PGA not muted, normal operation
				1=Input PGA muted (and disconnected from the following input BOOST stage).
	7	INPPGAZCL	0	Input PGA zero cross enable:
				0=Update gain when gain register changes
				1=Update gain on 1 st zero cross after gain register write.
	8	INPGAUPDATE	Not latched	INPGA volume does not update until a 1 is written to INPGAUPDATE

Table 7 Input PGA Volume Control



AUXILLIARY INPUTS

There are two auxilliary inputs, AUXL and AUXR which can be used for a variety of purposes such as stereo line inputs or as a 'beep' input signal to be mixed with the outputs.

The AUXL input can be used as a line input to the input BOOST stage which has gain adjust of -12dB to +6dB in 3dB steps (plus off). See the INPUT BOOST section for further details.

The AUXL/R inputs can also be mixed into the output channel mixers, with a gain of -15dB to +6dB plus off.

In addition the AUXR input can be summed into the Right speaker output path (ROUT2) with a gain adjust of -15 to +6dB. This allows a 'beep' input to be output on the speaker outputs only without affecting the headphone or lineout signals.

INPUT BOOST

The stereo input PGA stage is followed by an input BOOST circuit. The input BOOST circuit has 3 selectable inputs: the input microphone PGA output, the AUX amplifier output and the L2 input pin (can be used as a line input, bypassing the input PGA). These three inputs can be mixed together and have individual gain boost/adjust as shown in Figure 12.




Figure 12 Input Boost Stage

The input PGA path can have a +20dB boost (PGABOOSTL=1), a 0dB pass through (PGABOOSTL=0) or be completely isolated from the input boost circuit (INPPGAMUTEL=1).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R47 Input BOOST control	8	PGABOOST	1	Boost enable for input PGA: 0 = PGA output has +0dB gain through input BOOST stage. 1 = PGA output has +20dB gain through input BOOST stage.

Table 8 Input BOOST Stage Control

The auxilliary amplifier path to the BOOST stages is controlled by the AUXL2BOOSTVOL[2:0] register bits. When AUXL2BOOSTVOL=000 this path is completely disconnected from the BOOST stage. Settings 001 through to 111 control the gain in 3dB steps from -12dB to +6dB.

The L2 path to the BOOST stage is controlled by the LIP2BOOSTVOL[2:0] register bits. When L2_2BOOSTVOL=000 the L2 input pin is completely disconnected from the BOOST stage. Settings 001 through to 111 control the gain in 3dB steps from -12dB to +6dB.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R47 Input BOOST control	2:0	AUXL2BOOSTVOL	000	Controls the auxilliary amplifer to the input boost stage: 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage 111=+6dB gain through boost stage
	6:4	L2_2BOOSTVOL	000	Controls the L2 pin to the input boost stage: 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage 111=+6dB gain through boost stage

Table 9 Input BOOST Stage Control

The BOOST stage is enabled under control of the BOOSTENL register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2 Power management 2	4	BOOSTENL	0	Left channel Input BOOST enable 0 = Boost stage OFF 1 = Boost stage ON

Table 10 Input BOOST Enable Control

MICROPHONE BIASING CIRCUIT

The MICBIAS output provides a low noise reference voltage suitable for biasing electret type microphones and the associated external resistor biasing network. Refer to the Applications Information section for recommended external components. The MICBIAS voltage can be altered via the MBVSEL register bit. When MBVSEL=0, MICBIAS=0.9*AVDD and when MBVSEL=1, MICBIAS=0.6*AVDD. The output can be enabled or disabled using the MICBEN control bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R1	4	MICBEN	0	Microphone Bias Enable
Power				0 = OFF (high impedance output)
management 1				1 = ON

Table 11 Microphone Bias Enable Control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R44	8	MBVSEL	0	Microphone Bias Voltage Control
Input control				0 = 0.9 * AVDD
				1 = 0.6 * AVDD

Table 12 Microphone Bias Voltage Control

The internal MICBIAS circuitry is shown in Figure 13. Note that the maximum source current capability for MICBIAS is 3mA. The external biasing resistor therefore must be large enough to limit the MICBIAS current to 3mA.






Figure 13 Microphone Bias Schematic

ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8976 uses a multi-bit, oversampled sigma-delta ADC. The use of multi-bit feedback and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC Full Scale input level is proportional to AVDD. With a 3.3V supply voltage, the full scale level is $1.0V_{rms}$. Any voltage greater than full scale may overload the ADC and cause distortion.

ADC DIGITAL FILTERS

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital filter path for each ADC channel is illustrated in Figure 14.




Figure 14 ADC Digital Filter Path

The ADC is enabled by the ADCENL register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2	0	ADCENL	0	Enable ADC:
Power				0 = ADC disabled
management 2				1 = ADC enabled

Table 13 ADC Enable Control



WM8976

The polarity of the output signal can also be changed under software control using the ADCLPOL register bit. The oversampling rate of the ADC can be adjusted using the ADCOSR register bit. With ADCOSR=0 the oversample rate is 64x which gives lowest power operation and when ADCOSR=1 the oversample rate is 128x which gives best performance.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R14	0	ADCLPOL	0	ADC channel polarity adjust:
ADC Control				0=normal
				1=inverted
	3	ADCOSR128	0	ADC oversample rate select:
				0=64x (lower power)
				1=128x (best performance)

Table 14 ADC Control

SELECTABLE HIGH PASS FILTER

A selectable high pass filter is provided. To disable this filter set HPFEN=0. The filter has two modes controlled by HPFAPP. In Audio Mode (HPFAPP=0) the filter is first order, with a cut-off frequency of 3.7Hz. In Application Mode (HPFAPP=1) the filter is second order, with a cut-off frequency selectable via the HPFCUT register. The cut-off frequencies when HPFAPP=1 are shown in Table 16.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R14 ADC Control	8	HPFEN	1	High Pass Filter Enable 0=disabled 1=enabled
	7	HPFAPP	0	Select audio mode or application mode 0=Audio mode (1 st order, fc = \sim 3.7Hz) 1=Application mode (2 nd order, fc = HPFCUT)
	6:4	HPFCUT	000	Application mode cut-off frequency See Table 16 for details.

Table 15 ADC Enable Control

HPFCUT		FS (KHZ)										
	S	SR=101/100			SR=011/010			SR=001/000				
	8	11.025	12	16	22.05	24	32	44.1	48			
000	82	113	122	82	113	122	82	113	122			
001	102	141	153	102	141	153	102	141	153			
010	131	180	156	131	180	156	131	180	156			
011	163	225	245	163	225	245	163	225	245			
100	204	281	306	204	281	306	204	281	306			
101	261	360	392	261	360	392	261	360	392			
110	327	450	490	327	450	490	327	450	490			
111	408	563	612	408	563	612	408	563	612			

Table 16 High Pass Filter Cut-off Frequencies (HPFAPP=1)

Note that the High Pass filter values (when HPFAPP=1) work on the basis that the SR register bits are set correctly for the actual sample rate as shown in Table 16.



PROGRAMMABLE NOTCH FILTER

A programmable notch filter is provided. This filter has a variable centre frequency and bandwidth, programmable via two coefficients, a0 and a1. a0 and a1 are represented by the register bits NFA0[13:0] and NFA1[13:0]. Because these coefficient values require four register writes to setup there is an NFU (Notch Filter Update) flag which should be set only when all four registers are setup.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R27	6:0	NFA0[13:7]	0	Notch Filter a0 coefficient, bits [13:7]
Notch Filter 1	7	NFEN	0	Notch filter enable:
				0=Disabled
				1=Enabled
	8	NFU	0	Notch filter update. The notch filter
				values used internally only update
				when one of the NFU bits is set high.
R28	6:0	NFA0[6:0]	0	Notch Filter a0 coefficient, bits [6:0]
Notch Filter 2	8	NFU	0	Notch filter update. The notch filter
				values used internally only update
				when one of the NFU bits is set high.
R29	6:0	NFA1[13:7]	0	Notch Filter a1 coefficient, bits [13:7]
Notch Filter 3	8	NFU	0	Notch filter update. The notch filter
				values used internally only update
				when one of the NFU bits is set high.
R30	6:0	NFA1[6:0]	0	Notch Filter a1 coefficient, bits [6:0]
Notch Filter 4	8	NFU	0	Notch filter update. The notch filter
				values used internally only update
				when one of the NFU bits is set high.

Table 17 Notch Filter Function

The coefficients are calculated as follows:

$$a_0 = \frac{1 - \tan(w_b / 2)}{1 + \tan(w_b / 2)}$$

$$a_1 = -(1 + a_0)\cos(w_0)$$

Where:

$$w_0 = 2\pi f_c / f_s$$

 $w_b = 2\pi f_b / f_s$

 f_c = centre frequency in Hz, f_b = -3dB bandwidth in Hz, f_s = sample frequency in Hz

The actual register values can be determined from the coefficients as follows:

NFA0 =
$$-a0 \times 2^{13}$$

NFA1 = $-a1 \times 2^{12}$

DIGITAL ADC VOLUME CONTROL

The output of the ADC can be digitally attenuated over a range from -127dB to 0dB in 0.5dB steps. The gain for a given eight-bit code X is given by:

 $0.5 \times (G\text{-}255) \text{ dB for } 1 \leq G \leq 255; \qquad \qquad \text{MUTE \ for \ } G = 0$

WM8976

Preliminary Technical Data

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R15	7:0	ADCVOL	11111111	ADC Digital Volume Control
ADC Digital		[7:0]	(0dB)	0000 0000 = Digital Mute
Volume				0000 0001 = -127dB
				0000 0010 = -126.5dB
				0.5dB steps up to
				1111 1111 = 0dB
	8	ADCVU	Not latched	ADC volume does not update until a 1 is written to ADCVU

 Table 18 ADC Digital Volume Control

INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)

The WM8976 has an automatic PGA gain control circuit, which can function as an input peak limiter or as an automatic level control (ALC).

In input peak limiter mode (ALCMODE bit = 1), a digital peak detector detects when the input signal goes above a predefined level and will ramp the PGA gain down to prevent the signal becoming too large for the input range of the ADC. When the signal returns to a level below the threshold, the PGA gain is slowly returned to its starting level. The peak limiter cannot increase the PGA gain above its static level.




Figure 15 Input Peak Limiter Operation

In ALC mode (ALCMODE bit = 0) the circuit aims to keep a constant recording volume irrespective of the input signal level. This is achieved by continuously adjusting the PGA gain so that the signal level at the ADC input remains constant. A digital peak detector monitors the ADC output and changes the PGA gain if necessary.




Figure 16 ALC Operation

The ALC/Limiter function is enabled by setting the register bit ALCSEL. When enabled, the recording volume can be programmed between –6dB and –28.5dB (relative to ADC full scale) using the ALCLVL register bits. An upper limit for the PGA gain can be imposed by setting the ALCMAX control bits and a lower limit for the PGA gain can be imposed by setting the ALCMIN control bits.

ALCHLD, ALCDCY and ALCATK control the hold, decay and attack times, respectively:

Hold time is the time delay between the peak level detected being below target and the PGA gain beginning to ramp up. It can be programmed in power-of-two (2^n) steps, e.g. 2.67ms, 5.33ms, 10.67ms etc. up to 43.7s. Alternatively, the hold time can also be set to zero. The hold time is not active in limiter mode (ALCMODE = 1). The hold time only applies to gain ramp-up, there is no delay before ramping the gain down when the signal level is above target.

Decay (Gain Ramp-Up) Time is the time that it takes for the PGA gain to ramp up and is given as a time per gain step, time per 6dB change and time to ramp up over 90% of it's range. The decay time can be programmed in power-of-two (2^n) steps, from 3.3ms/6dB, 6.6ms/6dB, 13.1ms/6dB, etc. to 3.36s/6dB.

Attack (Gain Ramp-Down) Time is the time that it takes for the PGA gain to ramp down and is given as a time per gain step, time per 6dB change and time to ramp down over 90% of it's range. The attack time can be programmed in power-of-two (2ⁿ) steps, from 832us/6dB, 1.66ms/6dB, 3.328us/6dB, etc. to 852ms/6dB.

NB, In peak limiter mode the gain control circuit runs approximately 4x faster to allow reduction of fast peaks. Attack and Decay times for peak limiter mode are given below.

The hold, decay and attack times given in Table 19 are constant across sample rates so long as the SR bits are set correctly. E.g. when sampling at 48kHz the sample rates stated in Table 19 will only be correct if the SR bits are set to 000 (48kHz). If the actual sample rate was only 44.1kHz then the hold, decay and attack times would be scaled down by 44.1/48.



WM8976

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R32	8	ALCSEL	0	ALC function select
ALC Control				0=ALC disabled
1				1=ALC enabled
	5:3	ALCMAXGAIN	111	Set Maximum Gain of PGA
		[2:0]	(+35.25dB)	111=+35.25dB
				110=+29.25dB
				101=+23.25dB
				100=+17.25dB
				011=+11.25dB
				010=+5.25dB
				001=-0.75dB
				000=-6.75dB
	2:0	ALCMINGAIN	000 (-12dB)	Set minimum gain of PGA
		[2:0]		000=-12dB
				001=-6dB
				010=0dB
				011=+6dB
				100=+12dB
				101=+18dB
				110=+24dB
				111=+30dB
R33	7:4	ALCHLD	0000	ALC hold time before gain is
ALC Control		[3:0]	(0ms)	increased.
2				0000 = 0ms
				0001 = 2.67ms
				0010 = 5.33ms
				(time doubles with every step)
	0.0		1011	1111 = 43.691s
	3:0	ALCLVL	1011	ALC target – sets signal level at ADC input
		[3:0]	(-12dB)	0000 = -28.5dB FS
				0001 = -27.0dB FS
				(1.5dB steps)
				1110 = -7.5dB FS
				1111 = -6dB FS
	8	ALCZC	0 (zero cross off)	ALC uses zero cross detection circuit.



Preliminary Technical Data

WM8976

R34 ALC Control 38ALCMODE0Determines the ALC mode of operation: 0=ALC mode 1=Limiter mode.7:4ALCDCY [3:0]0011 (13ms/6dB)Decay (gain ramp-up) time (ALCMODE ==0)7:4ALCDCY [3:0]0011 (13ms/6dB)Decay (gain ramp-up) time 6dB0000410us3.3ms24ms 00010001820us6.6ms48ms 001000101.64ms13.1ms192ms (time doubles with every step) 10101010420ms3.36s24.576s or high er			
3 0=ALC mode 1=Limiter mode. 7:4 ALCDCY [3:0] 0011 (13ms/6dB) Decay (gain ramp-up) time (ALCMODE ==0) Per Per 90% of 6dB 0000 410us 3.3ms 24ms 0001 820us 6.6ms 48ms 0010 1.64ms 13.1ms 192ms (time doubles with every step) 1010 420ms 3.36s 24.576s			
Image: Note of the image in the im			
7:4 ALCDCY 0011 Decay (gain ramp-up) time (ALCMODE ==0) [3:0] (13ms/6dB) Per of dB 90% of range 0000 410us 3.3ms 24ms 0001 820us 6.6ms 48ms 0010 1.64ms 13.1ms 192ms (time doubles with every step) 1010 420ms 3.36s 24.576s			
[3:0] (13ms/6dB) (ALCMODE ==0) Per Per 90% of range 0000 410us 3.3ms 24ms 0001 820us 6.6ms 48ms 0010 1.64ms 13.1ms 192ms (time doubles with every step) 1010 420ms 3.36s 24.576s or high 0 101 5.6ms 4.576s			
Per Per 90% of 0000 410us 3.3ms 24ms 0001 820us 6.6ms 48ms 0010 1.64ms 13.1ms 192ms (time doubles with every step) 1010 420ms 3.36s 24.576s			
step 6dB range 0000 410us 3.3ms 24ms 0001 820us 6.6ms 48ms 0010 1.64ms 13.1ms 192ms (time doubles with every step) 1010 420ms 3.36s 24.576s or high - - - - -			
0000 410us 3.3ms 24ms 0001 820us 6.6ms 48ms 0010 1.64ms 13.1ms 192ms (time doubles with every step) 1010 420ms 3.36s 24.576s or high 3.36s 24.576s			
0001 820us 6.6ms 48ms 0010 1.64ms 13.1ms 192ms (time doubles with every step) 1010 420ms 3.36s 24.576s or high			
0010 1.64ms 13.1ms 192ms (time doubles with every step) 1010 420ms 3.36s 24.576s or high			
<th co<="" colspan="3" td=""></th>			
1010 420ms 3.36s 24.576s or high			
or high			
high			
er let			
0011 Decay (gain ramp-up) time (2.9ms/6dB) (ALCMODE ==1)			
Per Per 90% of step 6dB range			
0000 90.8us 726.4us 5.26ms			
0001 181.6us 1.453ms 10.53ms			
0010 363.2us 2.905ms 21.06ms			
(time doubles with every step)			
1010 93ms 744ms 5.39s			
3:0 ALCATK 0010 ALC attack (gain ramp-down) time			
[3:0] (832us/6dB) (ALCMODE == 0)			
Per Per 90% of			
step 6dB range			
0000 104us 832us 6ms			
0001 208us 1.664ms 12ms			
0010 416us 3.328ms 24.1ms			
(time doubles with every step)			
1010 106ms 852ms 6.18s			
or			
high			
er			
0010 ALC attack (gain ramp-down) time			
0010ALC attack (gain ramp-down) time(182us/6dB)(ALCMODE == 1)			
0010ALC attack (gain ramp-down) time (ALCMODE == 1)(182us/6dB)(ALCMODE == 1)PerPer90% of			
0010 ALC attack (gain ramp-down) time (182us/6dB) (ALCMODE == 1) Per Per 90% of step 6dB range			
0010 ALC attack (gain ramp-down) time (ALCMODE == 1) Per Per 90% of step 0000 22.7us 182.4us 1.31ms			
0010 ALC attack (gain ramp-down) time (182us/6dB) (ALCMODE == 1) Per Per 90% of step 6dB range			
0010 ALC attack (gain ramp-down) time (ALCMODE == 1) Per Per 90% of step 0000 22.7us 182.4us 1.31ms			
0010 ALC attack (gain ramp-down) time (ALCMODE == 1) Per Per 90% of range 0000 22.7us 182.4us 1.31ms 0001 45.4us 363.2us 2.62ms			

Table 19 ALC Control Registers



ALC CLIP PROTECTION

To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a clip protection function. If the ADC input signal exceeds 87.5% of full scale (-1.16dB), the PGA gain is ramped down at the maximum attack rate (as when ALCATK = 0000), until the signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC is enabled.

Note:

If ATK = 0000, then the clip protection circuit makes no difference to the operation of the ALC. It is designed to prevent clipping when long attack times are used.

NOISE GATE

When the signal is very quiet and consists mainly of noise, the ALC function may cause "noise pumping", i.e. loud hissing noise during silence periods. The WM8976 has a noise gate function that prevents noise pumping by comparing the signal level at the input pins against a noise gate threshold, NGTH. The noise gate cuts in when:

Signal level at ADC [dB] < NGTH [dB] + PGA gain [dB] + Mic Boost gain [dB]

This is equivalent to:

Signal level at input pin [dB] < NGTH [dB]

The PGA gain is then held constant (preventing it from ramping up as it normally would when the signal is quiet).

The table below summarises the noise gate control register. The NGTH control bits set the noise gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 6dB steps. Levels at the extremes of the range may cause inappropriate operation, so care should be taken with set–up of the function. Note that the noise gate only works in conjunction with the ALC function.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R35	2:0	NGTH	000	Noise gate threshold:
ALC Noise Gate				000=-39dB
Control				001=-45dB
				010=-51db
				(6dB steps)
				111=-81dB
	3	NGATEN	0	Noise gate function enable
				1 = enable
				0 = disable

Table 20 ALC Noise Gate Control

OUTPUT SIGNAL PATH

The WM8976 output signal paths consist of digital application filters, up-sampling filters, stereo Hi-Fi DACs, analogue mixers, speaker, stereo headphone and stereo line/mono/midrail output drivers. The digital filters and DAC are enabled by register bits DACENL and DACENR. The mixers and output drivers can be separately enabled by individual control bits (see Analogue Outputs). Thus it is possible to utilise the analogue mixing and amplification provided by the WM8976, irrespective of whether the DACs are running or not.

The WM8976 DACs receive digital input data on the DACDAT pin. The digital filter block processes the data to provide the following functions:

- S Digital volume control
- § Graphic equaliser
- § A digital peak limiter.
- § Sigma-Delta Modulation

High performance sigma-delta audio DAC converts the digital data into an analogue signal.






Figure 17 DAC Digital Filter Path

The analogue outputs from the DACs can then be mixed with the aux analogue inputs and the ADC analogue input. The mix is fed to the output drivers for headphone (LOUT1/ROUT1), speaker (LOUT2/ROUT2) or line (OUT3/OUT4). OUT3 and OUT4 have additional mixers which allow them to output different signals to the headphone and speaker outputs.

DIGITAL PLAYBACK (DAC) PATH

Digital data is passed to the WM8976 via the flexible audio interface and is then passed through a variety of advanced digital filters as shown in Figure 17 to the hi-fi DACs. The DACs are enabled by the DACENL/R register bits.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3	0	DACENL	0	Left channel DAC enable
Power				0 = DAC disabled
Management 3				1 = DAC enabled
	1	DACENR	0	Right channel DAC enable
				0 = DAC disabled
				1 = DAC enabled

Table 21 DAC Enable Control

The WM8976 also has a Soft Mute function, which gradually attenuates the volume of the digital signal to zero. When removed, the gain will ramp back up to the digital gain setting.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R10	0	DACLPOL	0	Left DAC output polarity:
DAC Control				0 = non-inverted
				1 = inverted (180 degrees phase shift)
	1	DACRPOL	0	Right DAC output polarity:
				0 = non-inverted
				1 = inverted (180 degrees phase shift)
	2	AMUTE	0	Automute enable
				0 = Amute disabled
				1 = Amute enabled
	3	DACOSR128	0	DAC oversampling rate:
				0=64x (lowest power)
				1=128x (best performance)
	6	SOFTMUTE	0	Softmute enable:
				0=Disabled
				1=Enabled

Table 22 DAC Control Register

The digital audio data is converted to oversampled bit streams in the on-chip, true 24-bit digital interpolation filters. The bitstream data enters the multi-bit, sigma-delta DACs, which convert it to a high quality analogue audio signal. The multi-bit DAC architecture reduces high frequency noise and sensitivity to clock jitter. It also uses a Dynamic Element Matching technique for high linearity and low distortion.

The DAC output defaults to non-inverted. Setting DACLPOL will invert the DAC output phase on the left channel and DACRPOL inverts the phase on the right channel.



AUTOMUTE

The DAC has an automute function which applies an analogue mute when 1024 consecutive zeros are detected. The mute is released as soon as a non-zero sample is detected. Automute can be disabled using the AMUTE control bit.

DIGITAL HI-FI DAC VOLUME (GAIN) CONTROL

The signal volume from each Hi-Fi DAC can be controlled digitally. The gain and attenuation range is –127dB to 0dB in 0.5dB steps. The level of attenuation for an eight-bit code X is given by:

$0.5 \times (X-255) \text{ dB}$ for $1 \le X \le 255$;	MUTE for $X = 0$
---	------------------

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R11 Left DAC Digital Volume	7:0	DACLVOL [7:0]	1111111 (0dB)	Left DAC Digital Volume Control 0000 0000 = Digital Mute 0000 0001 = -127dB 0000 0010 = -126.5dB 0.5dB steps up to 1111 1111 = 0dB
	8	DACVU	Not latched	DAC left and DAC right volume do not update until a 1 is written to DACVU (in reg 11 or 12)
R12 Right DAC Digital Volume	7:0	DACRVOL [7:0]	1111111 (0dB)	Right DAC Digital Volume Control 0000 0000 = Digital Mute 0000 0001 = -127dB 0000 0010 = -126.5dB 0.5dB steps up to 1111 1111 = 0dB
	8	DACVU	Not latched	DAC left and DAC right volume do not update until a 1 is written to DACVU (in reg 11 or 12)

Table 23 DAC Digital Volume Control

Note: An additional gain of up to +12dB can be added using the gain block embedded in the digital peak limiter circuit (see DAC OUTPUT LIMITER section).

DAC 5-BAND EQUALISER

A 5-band graphic equaliser function which can be used to change the output frequency levels to suit the environment. This can be applied to the ADC or DAC path and is described in the 5-BAND EQUALISER section for further details on this feature.

DAC 3-D ENHANCEMENT

The WM8976 has an advanced digital 3-D enhancement feature which can be used to vary the perceived stereo separation of the left and right channels. Like the 5-band equaliser this feature can be applied to either the record path or the plaback path but not both simultaneously. See the 3-D STEREO ENHANCEMENT section for further details on this feature.

DAC DIGITAL OUTPUT LIMITER

The WM8976 has a digital output limiter function. The operation of this is shown in Figure 18. In this diagram the upper graph shows the envelope of the input/output signals and the lower graph shows the gain characteristic.






Figure 18 DAC Digital Limiter Operation

The limiter has a programmable upper threshold which is close to 0dB. Referring to Figure 18, in normal operation (LIMBOOST=000 => limit only) signals below this threshold are unaffected by the limiter. Signals above the upper threshold are attenuated at a specific attack rate (set by the LIMATK register bits) until the signal falls below the threshold. The limiter also has a lower threshold 1dB below the upper threshold. When the signal falls below the lower threshold the signal is amplified at a specific decay rate (controlled by LIMDCY register bits) until a gain of 0dB is reached. Both threshold levels are controlled by the LIMLVL register bits. The upper threshold is 0.5dB above the value programmed by LIMLVL and the lower threshold is 0.5dB below the LIMLVL value.

VOLUME BOOST

The limiter has programmable upper gain which boosts signals below the threshold to compress the dynamic range of the signal and increase its perceived loudness. This operates as an ALC function with limited boost capability. The volume boost is from 0dB to +12dB in 1dB steps, controlled by the LIMBOOST register bits.

The output limiter volume boost can also be used as a stand alone digital gain boost when the limiter is disabled.



WM8976

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R24 DAC digital limiter control 1	3:0	LIMATK	0010	Limiter Attack time (per 6dB gain change) for 44.1kHz sampling. Note that these will scale with sample rate. 0000=94us 0001=188s 0010=375us 0011=750us 0110=1.5ms 0100=1.5ms 0110=6ms 0111=12ms 1000=24ms 1001=48ms 1010=96ms 1011 to 1111=192ms
	7:4	LIMDCY	0011	Limiter Decay time (per 6dB gain change) for 44.1kHz sampling. Note that these will scale with sample rate: 0000=750us 0001=1.5ms 0010=3ms 0011=6ms 0100=12ms 0100=12ms 0111=24ms 0111=96ms 1000=192ms 1001=384ms 1010=768ms 1011 to 1111=1.536s
	8	LIMEN	0	Enable the DAC digital limiter: 0=disabled 1=enabled
R25 DAC digital limiter control 2	3:0	LIMBOOST	0000	Limiter volume boost (can be used as a stand alone volume boost when LIMEN=0): 0000=0dB 0001=+1dB 0010=+2dB (1dB steps) 1011=+11dB 1100=+12dB 1101 to 1111=reserved
	6:4	LIMLVL	000	Programmable signal threshold level (determines level at which the limiter starts to operate) 000=-1dB 001=-2dB 010=-3dB 011=-4dB 100=-5dB 101 to 111=-6dB

Table 24 DAC Digital Limiter Control



PTD Rev 2.0 February 2005

5-BAND GRAPHIC EQUALISER

A 5-band graphic EQ is provided, which can be applied to the ADC or DAC path, together with 3D enhancement, under control of the EQ3DMODE register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R18 EQ Control 1	8	EQ3DMODE	1	0 = Equaliser and 3D enhancement applied to ADC path
				1 = Equaliser and 3D Enhancement applied to DAC path

Table 25 EQ and 3D Enhancement DAC or ADC Path Select

The equaliser consists of low and high frequency shelving filters (Band 1 and 5) and three peak filters for the centre bands. Each has adjustable cut-off or centre frequency, and selectable boost (+/- 12dB in 1dB steps). The peak filters have selectable bandwidth.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R18	4:0	EQ1G	01100	Band 1 Gain Control. See Table 31 for
EQ Band 1			(0dB)	details.
Control	6:5	EQ1C	01	Band 1 Cut-off Frequency:
				00=80Hz
				01=105Hz
				10=135Hz
				11=175Hz

Table 26 EQ Band 1 Control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R19	4:0	EQ2G	01100	Band 2 Gain Control. See Table 31 for
EQ Band 2			(0dB)	details.
Control	6:5	EQ2C	01	Band 2 Centre Frequency:
				00=230Hz
				01=300Hz
				10=385Hz
				11=500Hz
	8	EQ2BW	0	Band 2 Bandwidth Control
				0=narrow bandwidth
				1=wide bandwidth

Table 27 EQ Band 2 Control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R20 EQ Band 3	4:0	EQ3G	01100 (0dB)	Band 3 Gain Control. See Table 31 for details.
Control	6:5	EQ3C	01	Band 3 Centre Frequency:
				00=650Hz
				01=850Hz
				10=1.1kHz
				11=1.4kHz
	8	EQ3BW	0	Band 3 Bandwidth Control
				0=narrow bandwidth
				1=wide bandwidth

Table 28 EQ Band 3 Control



PTD Rev 2.0 February 2005

WM8976

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R21 EQ Band 4	4:0	EQ4G	01100 (0dB)	Band 4 Gain Control. See Table 31 for details
Control	6:5	EQ4C	01	Band 4 Centre Frequency:
				00=1.8kHz
				01=2.4kHz
				10=3.2kHz
				11=4.1kHz
	8	EQ4BW	0	Band 4 Bandwidth Control
				0=narrow bandwidth
				1=wide bandwidth

Table 29 EQ Band 4 Control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R22	4:0	EQ5G	01100	Band 5 Gain Control. See Table 31 for
EQ Band 5			(0dB)	details.
Gain Control	6:5	EQ5C	01	Band 5 Cut-off Frequency:
				00=5.3kHz
				01=6.9kHz
				10=9kHz
				11=11.7kHz

Table 30 EQ Band 5 Control

GAIN REGISTER	GAIN
00000	+12dB
00001	+11dB
00010	+10dB
(1dB steps)	
01100	0dB
01101	-1dB
11000 to 11111	-12dB

Table 31 Gain Register Table

3D STEREO ENHANCEMENT

The WM8976 has a digital 3D enhancement option to artificially increase the separation between the left and right channels. Selection of 3D for playback is controlled by register bit EQ3DMODE. Switching the EQ/3D bit from record to playback or from playback to record may only be done when ADC and DAC are disabled. The WM8976 control interface will only allow EQ3DMODE to be changed when ADC and DAC are disabled (ie ADCENL = 0, DACENL = 0 and DACENR = 0).

The DEPTH3D setting controls the degree of stereo expansion.

When 3D enhancement is used, it may be necessary to attenuate the signal by 6dB to avoid limiting.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R41 (29h) 3D	3:0	DEPTH3D[3:0]	0000	Stereo depth 0000: 0% (minimum 3D effect) 0001: 6.67% 1110: 93.3% 1111: 100% (maximum 3D effect)

Table 32 3D Stereo Enhancement Function

ANALOGUE OUTPUTS

The WM8976 has three sets of stereo analogue outputs. These are:

- LOUT1 and ROUT1 which are normally used to drive a headphone load.
- LOUT2 and ROUT2 normally used to drive an 8ΩBTL speaker.
- OUT3 and OUT4 can be configured as a stereo line out (OUT3 is left output and OUT4 is right output). OUT4 can also be used to provide a mono mix of left and right channels.

LOUT2, ROUT2, OUT3 and OUT4 are supplied from SPKVDD and are capable of driving up to 1.5Vrms signals as shown in Figure 19. LOUT1 and ROUT1 are supplied from AVDD and can only drive out a 1V rms signal (AVDD/3.3).

LOUT1, ROUT1, LOUT2 and ROUT2 have individual analogue volume PGAs with -57dB to +6dB ranges.

There are four output mixers in the output signal path, the left and right channel mixers which control the signals to speaker, headphone (and optionally the line outputs) and also dedicated OUT3 and OUT4 mixers.

LEFT AND RIGHT OUTPUT CHANNEL MIXERS

The left and right output channel mixers are shown in Figure 19. These mixers allow the AUX inputs, the ADC bypass and the DAC left and right channels to be combined as desired. This allows a mono mix of the DAC channels to be done as well as mixing in external line-in from the AUX or speech from the input bypass path.

The AUX and bypass inputs have individual volume control from -15dB to +6dB and the DAC volume can be adjusted in the digital domain if required. The output of these mixers goes to both the headphone (LOUT1 and ROUT1) and speaker (LOUT2 and ROUT2) and can optionally go to the OUT3 and OUT4 mixers.



WM8976

Preliminary Technical Data




Figure 19 Left/Right Output Channel Mixers



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R49 Output mixer control	5	DACR2LMIX	0	Right DAC output to left output mixer 0 = not selected 1 = selected
	6	DACL2RMIX	0	Left DAC output to right output mixer 0 = not selected 1 = selected
R50 Left channel output mixer	0	DACL2LMIX	0	Left DAC output to left output mixer 0 = not selected 1 = selected
control	1	BYPL2LMIX	0	Left bypass path (from the left channel input boost output) to left output mixer 0 = not selected 1 = selected
	4:2	BYPLMIXVOL	000	Left bypass volume contol to output channel mixer: 000 = -15dB 001 = -12dB 101 = 0dB 110 = +3dB 111 = +6dB
	5	AUXL2LMIX	0	Left Auxilliary input to left channel output mixer: 0 = not selected 1 = selected
	8:6	AUXLMIXVOL	000	Aux left channel input to left mixer volume control: 000 = -15dB 001 = -12dB 101 = 0dB 110 = +3dB 111 = +6dB
R51 Right channel output mixer control	0	DACR2RMIX	0	Right DAC output to right output mixer 0 = not selected 1 = selected
	5	AUXR2RMIX	0	Right Auxiliary input to right channel output mixer: 0 = not selected 1 = selected
	8:6	AUXRMIXVOL	000	Aux right channel input to right mixer volume control: 000 = -15dB 001 = -12dB 101 = 0dB 110 = +3dB 111 = +6dB



WM8976

Preliminary Technical Data

R3	2	LMIXEN	0	Left output channel mixer enable:
Power				0 = disabled
management				1= enabled
3	3	RMIXEN	0	Right output channel mixer enable:
				0 = disabled
				1 = enabled

Table 33 Left and Right Output Mixer Control

HEADPHONE OUTPUTS (LOUT1 AND ROUT1)

The headphone outputs, LOUT1 and ROUT1 can drive a 16 Ω or 32 Ω headphone load, either through DC blocking capacitors, or DC coupled without any capacitor. Each headphone output has an analogue volume control PGA with a gain range of -57dB to +6dB as shown in Figure 22.






Figure 20 Headphone Outputs LOUT1 and ROUT1

Headphone Output using DC blocking capacitors:








Figure 21 Recommended Headphone Output Configurations

When DC blocking capacitors are used, then their capacitance and the load resistance together determine the lower cut-off frequency, f_c . Increasing the capacitance lowers f_c , improving the bass response. Smaller capacitance values will diminish the bass response. Assuming a 16 Ω load and C1, C2 = 220 μ F:

 $f_c = 1 / 2\pi R_L C_1 = 1 / (2\pi x \ 16\Omega x \ 220\mu F) = 45 \ Hz$

In the DC coupled configuration, the headphone "ground" is connected to the VMID pin. The VMID pin can be configured as a DC output driver by setting the OUT3MUTE register bit. The DC voltage on VMID in this configuration is equal to the DC offset on the LOUT1 and ROUT1 pins therefore no DC blocking capacitors are required. This saves space and material cost in portable applications.




Note that OUT3 and OUT4 have an optional output boost of 1.5x. When these are configured in this output boost mode (OUT3BOOST/OUT4BOOST=1) then the VMID value of these outputs will be equal to 1.5xAVDD/2 and will not match the VMID of the headphone drivers. Do not use the DC coupled output mode in this configuration.

It is recommended to connect the DC coupled outputs only to headphones, and not to the line input of another device. Although the built-in short circuit protection will prevent any damage to the headphone outputs, such a connection may be noisy, and may not function properly if the other device is grounded.

SPEAKER OUTPUTS (LOUT2 AND ROUT2)

The outputs LOUT2 and ROUT2 are designed to drive an 8 Ω BTL speaker but can optionally drive two headphone loads of 16 Ω /32 Ω or a line output (see Headphone Output and Line Output sections, respectively). Each output has an individual volume control PGA, an output boost/level shift bit, a mute and an enable as shown in Figure 22. LOUT2 and ROUT2 output the left and right channel mixer outputs respectively.

The ROUT2 signal path also has an optional invert. The amplifier used for this invert can be used to mix in the AUXR signal with an adjustable gain range of -15dB -> +6dB. This allows a 'beep' signal to be applied only to the speaker output without affecting the HP or line outputs.





The signal to be output on LOUT2/ROUT2 comes from the Left/Right Mixer circuits and can be any combination of the DAC output, the Bypass path (output of the input boost stage) and the AUX input. The LOUT2/ROUT2 volume is controlled by the LOUT2VOL/ ROUT2VOL register bits. Note that gains over 0dB may cause clipping if the signal is large. The LOUT2MUTE/ ROUT2MUTE register bits cause the speaker outputs to be muted (the output DC level is driven out). The output pins remains at the same DC level (DCOP), so that no click noise is produced when muting or un-muting

The speaker output stages also have a selectable gain boost of 1.5x (3.52dB). When this boost is enabled the output DC level is also level shifted (from AVDD/2 to 1.5xAVDD/2) to prevent the signal from clipping. A dedicated amplifier BUFDCOP, as shown in Figure 23, is used to perform the DC level shift operation. This buffer must be enabled using the BUFDCOPEN register bit for this operating mode. It should also be noted that if SPKVDD is not equal to or greater than 1.5xAVDD this boost mode may result in signals clipping. Table 35 summarises the effect of the SPKBOOST control bits.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R49	2	SPKBOOST	0	0 = SPK gain = -1;
Output control				DC = AVDD / 2
				1 = SPK gain = +1.5;
				DC = 1.5 x AVDD / 2
R1 Power management	8	BUFDCOPEN	0	Dedicated buffer for DC level shifting output stages when in 1.5x gain boost configuration.
1				0=Buffer disabled
				1=Buffer enabled (required for 1.5x gain boost)

Table 34 Speaker Boost Stage Control

SPKBOOST	OUTPUT STAGE GAIN	OUTPUT DC LEVEL	OUTPUT STAGE CONFIGURATION
0	1x (0dB)	AVDD/2	Inverting
1	1.5x (3.52dB)	1.5xAVDD/2	Non-inverting

Table 35 Output Boost Stage Details

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R43	0	BEEPEN	0	0 = mute AUXR beep input
Beep control				1 = enable AUXR beep input
	3:1	BEEPVOL	000	AUXR input to ROUT2 inverter gain
				000 = -15dB
				111 = +6dB
	4	INVROUT2	0	Inverts ROUT2 Output
				0 = not inverted
				1 = inverted
	5	MUTERPGA2INV	0	Mute input to INVROUT2 mixer

Table 36 AUXR – ROUT2 BEEP Mixer Function



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R54 LOUT2 (SPK) Volume	7	LOUT2ZC	0	Speaker volume zero cross enable: 1 = Change gain on zero cross only 0 = Change gain immediately
control	6	LOUT2MUTE	0	Left speaker output mute: 0 = Normal operation 1 = Mute
	5:0	LOUT2VOL	111001	Left speaker output volume: 000000 = -57dB 111001 = 0dB 111111 = +6dB
	8	SPKVU	Not latched	LOUT2 and ROUT2 volumes do not update until a 1 is written to SPKVU (in reg 54 or 55)
R55 ROUT2 (SPK) Volume	7	ROUT2ZC	0	Speaker volume zero cross enable: 1 = Change gain on zero cross only 0 = Change gain immediately
control	6	ROUT2MUTE	0	Right speaker output mute: 0 = Normal operation 1 = Mute
	5:0	ROUT2VOL	111001	Right speaker output volume: 000000 = -57dB 111001 = 0dB 111111 = +6dB
	8	SPKVU	Not latched	LOUT2 and ROUT2 volumes do not update until a 1 is written to SPKVU (in reg 54 or 55)

Table 37 Speaker Volume Control



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R52 LOUT1 Volume control	7	LOUT1ZC	0	Headphone volume zero cross enable: 1 = Change gain on zero cross only 0 = Change gain immediately
	6	LOUT1MUTE	0	Left headphone output mute: 0 = Normal operation 1 = Mute
	5:0	LOUT1VOL	111001	Left headphone output volume: 000000 = -57dB 111001 = 0dB 111111 = +6dB
	8	HPVU	Not latched	LOUT1 and ROUT1 volumes do not update until a 1 is written to HPVU (in reg 52 or 53)
R53 ROUT1 Volume control	7	ROUT1ZC	0	Headphone volume zero cross enable: 1 = Change gain on zero cross only 0 = Change gain immediately
	6	ROUT1MUTE	0	Right headphone output mute: 0 = Normal operation 1 = Mute
	5:0	ROUT1VOL	111001	Right headphone output volume: 000000 = -57dB 111001 = 0dB 111111 = +6dB
	8	HPVU	Not latched	LOUT1 and ROUT1 volumes do not update until a 1 is written to HPVU (in reg 52 or 53)

Table 38 OUT1 Volume Control

ZERO CROSS TIMEOUT

A zero-cross timeout function is also provided so that if zero cross is enabled on the input or output PGAs the gain will automatically update after a timeout period if a zero cross has not occurred. This is enabled by setting SLOWCLKEN. The timeout period is dependent on the clock input to the digital and is equal to 2^{21} * input clock period.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7 Additional Control	0	SLOWCLKEN	0	Slow clock enable. Used for both the jack insert detect debounce circuit and the zero cross timeout. 0 = slow clock disabled 1 = slow clock enabled

Table 39 Timeout Clock Enable Control



OUT3/OUT4 MIXERS AND OUTPUT STAGES

The OUT3/OUT4 pins can provide an additional stereo line output, a mono output, or a pseudo ground connection for headphones. There is a dedicated analogue mixer for OUT3 and one for OUT4 as shown in Figure 24.

The OUT3 and OUT4 output stages are powered from SPKVDD and SPKGND. The individually controllable outputs also incorporate an optional 1.5x boost and level shirting stage.




Figure 24 OUT3 and OUT4 Mixers

OUT3 can provide a buffered midrail headphone pseudo-ground, or a left line output.

OUT4 can provide a buffered midrail headphone pseudo-ground, a right line output, or a mono mix output.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R56	6	OUT3MUTE	0	0 = Output stage outputs OUT3 mixer
OUT3 mixer control				1 = Output stage muted – drives out VMID. Can be used as VMID buffer in this mode.
	3	OUT4_2OUT3	0	OUT4 mixer output to OUT3
				0 = disabled
				1= enabled
	2	BYPL2OUT3	0	ADC input to OUT3
				0 = disabled
				1= enabled
	1	LMIX2OUT3	0	Left DAC mixer to OUT3
				0 = disabled
				1= enabled
	0	LDAC2OUT3	1	Left DAC output to OUT3
				0 = disabled
				1= enabled
R57	6	OUT4MUTE	0	0 = Output stage outputs OUT4 mixer
OUT4 mixer control				1 = Output stage muted – drives out VMID. Can be used as VMID buffer in this mode.
	5	HALFSIG	0	0 = OUT4 normal output
				1 = OUT4 attenuated by 6dB
	4	LMIX2OUT4	0	Left DAC mixer to OUT4
				0 = disabled
				1= enabled
	3	LDAC2OUT4	0	Left DAC to OUT4
				0 = disabled
				1= enabled
	1	RMIX2OUT4	0	Right DAC mixer to OUT4
				0 = disabled
				1= enabled
	0	RDAC2OUT4	1	Right DAC output to OUT4
				0 = disabled
				1= enabled

Table 40 OUT3/OUT4 Mixer Registers

The OUT3 and OUT4 output stages each have a selectable gain boost of 1.5x (3.52dB). When this boost is enabled the output DC level is also level shifted (from AVDD/2 to 1.5xAVDD/2) to prevent the signal from clipping. A dedicated amplifier BUFDCOP, as shown in Figure 25, is used to perform the DC level shift operation. This buffer must be enabled using the BUFDCOPEN register bit for this operating mode. It should also be noted that if SPKVDD is not equal to or greater than 1.5xAVDD this boost mode may result in signals clipping. Table 35 summarises the effect of the OUT3BOOST and OUT4BOOST control bits.






Figure 26 Outputs OUT3 and OUT4

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R49	3	OUT3BOOST	0	0 = OUT3 output gain = -1;
Output control				DC = AVDD / 2
				1 = OUT3 output gain = +1.5
				DC = 1.5 x AVDD / 2
	4	OUT4BOOST	0	0 = OUT4 output gain = -1;
				DC = AVDD / 2
				1 = OUT4 output gain = +1.5
				DC = 1.5 x AVDD / 2
R1 Power management 1	8	BUFDCOPEN	0	Dedicated buffer for DC level shifting output stages when in 1.5x gain boost configuration. 0=Buffer disabled
				1=Buffer enabled (required for 1.5x gain boost)

Table 41 OUT3 and OUT4 Boost Stages Control

OUT3BOOST/ OUT4BOOST	OUTPUT STAGE GAIN	OUTPUT DC LEVEL	OUTPUT STAGE CONFIGURATION
0	1x	AVDD/2	Inverting
1	1.5x	1.5xAVDD/2	Non-inverting

Table 42 OUT3/OUT4 Output Boost Stage Details

ENABLING THE OUTPUTS

Each analogue output of the WM8976 can be separately enabled or disabled. The analogue mixer associated with each output has a separate enable. All outputs are disabled by default. To save power, unused parts of the WM8976 should remain disabled. The SLEEP bit should only be set on to reduce residual device currents once all the other power management bits have been set to off.

Outputs can be enabled at any time, but it is not recommended to do so when BUFIO is disabled (BUFIOEN=0) or when BUFDCOP is disabled (BUFDCOPEN=0) when configured in output boost mode, as this may cause pop noise (see "Power Management" and "Applications Information" sections).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	
R1	2	BUFIOEN	0	Unused input/output tie off buffer enable	
Power	6	OUT3MIXEN	0	OUT3 mixer enable	
Management	7	OUT4MIXEN	0	OUT4 mixer enable	
1	8	BUFDCOPEN	0	Output stage 1.5xAVDD/2 driver enable	
R2	6	SLEEP	0	0 = Normal operation	
Power Management				1 = Removes residual currents when device is in standby mode.	
2	7	LOUT1EN	0	LOUT1 output enable	
	8	ROUT1EN	0	ROUT1 output enable	
R3	2	LMIXEN	0	Left mixer enable	
Power	3	RMIXEN	0	Right mixer enable	
Management	5	SPKPEN	0	ROUT2 Output enable	
3	6	SPKNEN	0	LOUT2 Output enable	
	7	OUT3EN	0	OUT3 enable	
	8	OUT4EN	0	OUT4 enable	
Note: All "Enable" bits are 1 = ON, 0 = OFF					

Table 43 Output Stages Power Management Control

THERMAL SHUTDOWN

The speaker outputs can drive very large currents. To protect the WM8974 from overheating a thermal shutdown circuit is included. If the device temperature reaches approximately 125⁰C and the thermal shutdown circuit is enabled (TSDEN=1) then the speaker amplifiers will be disabled if TSDEN is set. The thermal shutdown may also be configured to generate an interrupt. See the GPIO and Interrupt Controller section for details.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R49	1	TSDEN	1	Thermal Shutdown Enable
Output Control				0 : thermal shutdown disabled
				1 : thermal shutdown enabled

Table 44 Thermal Shutdown

UNUSED ANALOGUE INPUTS/OUTPUTS

Whenever an analogue input/output is disabled, it remains connected to a voltage source (either AVDD/2 or 1.5xAVDD/2 as appropriate) through a resistor. This helps to prevent pop noise when the output is re-enabled. The resistance between the voltage buffer and the output pins can be controlled using the VROI contol bit. The default impedance is low, so that any capacitors on the outputs can charge up quickly at start-up. If a high impedance is desired for disabled outputs, VROI can then be set to 1, increasing the resistance to about $30k\Omega$.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R49	0	VROI	0	VREF (AVDD/2 or 1.5xAVDD/2) to analogue output resistance
				0: approx 1kΩ
				1: approx 30 kΩ

Table 45 Disabled Outputs to VREF Resistance



A dedicated buffer is available for tying off unused analogue I/O pins as shown in Figure 27. This buffer can be enabled using the BUFIOEN register bit.

If the SPKBOOST, OUT3BOOST or OUT4BOOST bits are set then the relevant outputs will be tied to the output of the DC level shift buffer at 1.5xAVDD/2 when disabled.

Figure 27 summarises the tie-off options for the speaker and mono output pins.




Figure 27 Unused Input/Output Pin Tie-off Buffers

L/ROUT2EN/ OUT3/4EN	OUT3BOOST/ OUT4BOOST/ SPKBOOST	VROI	OUTPUT CONFIGURATION
0	0	0	1kΩ tie-off to AVDD/2
0	0	1	$30k\Omega$ tie-off to AVDD/2
0	1	0	1kΩ tie-off to 1.5xAVDD/2
0	1	1	30kΩ tie-off to 1.5xAVDD/2
1	0	х	Output enabled (DC level=AVDD/2)
1	1	Х	Output enabled (DC level=1.5xAVDD/2)

Table 46 Unused Output Pin Tie-off Options



DIGITAL AUDIO INTERFACES

The audio interface has four pins:

- ADCDAT: ADC data output
- DACDAT: DAC data input
- LRC: Data Left/Right alignment clock
- BCLK: Bit clock, for synchronisation

The clock signals BCLK, and LRC can be outputs when the WM8976 operates as a master, or inputs when it is a slave (see Master and Slave Mode Operation, below).

Five different audio data formats are supported:

- Left justified
- Right justified
- I²S
- DSP mode A
- DSP mode B

All of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the Electrical Characteristic section for timing information.

MASTER AND SLAVE MODE OPERATION

The WM8976 audio interface may be configured as either master or slave. As a master interface device the WM8976 generates BCLK and LRC and thus controls sequencing of the data transfer on ADCDAT and DACDAT. To set the device to master mode register bit MS should be set high. In slave mode (MS=0), the WM8976 responds with data to clocks it receives over the digital audio interfaces.

AUDIO DATA FORMATS

In Left Justified mode, the MSB is available on the first rising edge of BCLK following an LRC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each LRC transition.




Figure 28 Left Justified Audio Interface (assuming n-bit word length)

In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRC transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each LRC transition.








Figure 29 Right Justified Audio Interface (assuming n-bit word length)


In l^2 S mode, the MSB is available on the second rising edge of BCLK following a LRC transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.





In DSP/PCM mode, the left channel MSB is available on either the 1st (mode B) or 2nd (mode A) rising edge of BCLK (selectable by LRP) following a rising edge of LRC. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample.

In device master mode, the LRC output will resemble the frame pulse shown in Figure 31 and Figure 32. In device slave mode, Figure 33 and Figure 34, it is possible to use any length of frame pulse less than 1/fs, providing the falling edge of the frame pulse occurs greater than one BCLK period before the rising edge of the next frame pulse.










Figure 32 DSP/PCM Mode Audio Interface (mode B, LRP=1, Master)




Figure 33 DSP/PCM Mode Audio Interface (mode A, LRP=0, Slave)




Figure 34 DSP/PCM Mode Audio Interface (mode B, LRP=0, Slave)



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R4 Audio Interface Control	1	ADCLRSWAP	0	Controls whether ADC data appears in 'right' or 'left' phases of LRC clock: 0=ADC data appear in 'left' phase of LRC
Control				1=ADC data appears in 'right' phase of LRC
	2	DACLRSWAP	0	Controls whether DAC data appears in 'right' or 'left' phases of LRC clock:
				0=left DAC data appears in left phase of LRC and vice versa
				1=left DAC data appears in right phase of LRC and vice versa
	4:3	FMT	10	Audio interface Data Format Select:
				00=Right Justified
				01=Left Justified
				10=I ² S format
				11= DSP/PCM mode
	6:5	WL	10	Word length
				00=16 bits
				01=20 bits
				10=24 bits
				11=32 bits (see note)
	7	LRCP		LRC clock polarity
				0=normal
				1=inverted
	8	BCP		BCLK polarity
				0=normal
				1=inverted

Table 47 Audio Interface Control

Note: Right Justified Mode will only operate with a maximum of 24 bits.

AUDIO INTERFACE CONTROL

The register bits controlling audio format, word length and master / slave mode are summarised below. Each audio interface can be controlled individually.

Register bit MS selects audio interface operation in master or slave mode. In Master mode BCLK, and LRC are outputs. The frequency of BCLK and LRC in master mode are controlled with BCLKDIV. These are divided down versions of master clock. This may result in short BCLK pulses at the end of a LRC if there is a non-integer ratio of BCLKs to LRC clocks.



WM8976

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R6 Clock Generation	0	MS	0	Sets the chip to be master over LRC and BCLK
Control				0=BCLK and LRC clock are inputs 1=BCLK and LRC clock are outputs generated by the WM8976 (MASTER)
	4:2	BCLKDIV	000	Configures the BCLK and LRC output frequency, for use when the chip is master over BCLK.
				000=divide by 1 (BCLK=MCLK)
				001=divide by 2 (BCLK=MCLK/2)
				010=divide by 4
				011=divide by 8
				100=divide by 16
				101=divide by 32
				110=reserved
				111=reserved
	7:5	MCLKDIV	010	Sets the scaling for either the MCLK or PLL clock output (under control of CLKSEL)
				000=divide by 1
				001=divide by 1.5
				010=divide by 2
				011=divide by 3
				100=divide by 4
				101=divide by 6
				110=divide by 8
				111=divide by 12
	8	CLKSEL	1	Controls the source of the clock for all internal operation:
				0=MCLK
				1=PLL output

Table 48 Clock Control

LOOPBACK

Setting the LOOPBACK register bit enables digital loopback. When this bit is set the output data from the ADC audio interface is fed directly into the DAC data input.

COMPANDING

The WM8976 supports A-law and μ -law companding on both transmit (ADC) and receive (DAC) sides. Companding can be enabled on the DAC or ADC audio interfaces by writing the appropriate value to the DAC_COMP or ADC_COMP register bits respectively.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5	0	LOOPBACK	0	Digital loopback function
Companding				0=No loopback
Control				1=Loopback enabled, ADC data output is fed directly into DAC data input.
	2:1	ADC_COMP	0	ADC companding
				00=off
				01=reserved
				10=µ-law
				11=A-law
	4:3	DAC_COMP	0	DAC companding
				00=off
				01=reserved
				10=µ-law
				11=A-law
	5	WL8	0	0 = off
				1 = device operates in 8-bit mode

Table 49 Companding Control

Companding involves using a piecewise linear approximation of the following equations (as set out by ITU-T G.711 standard) for data compression:

 μ -law (where μ =255 for the U.S. and Japan):

 $F(x) = \ln(1 + \mu |x|) / \ln(1 + \mu) -1 x 1$

A-law (where A=87.6 for Europe):

F(x) = A x / (1 + InA)	} for x	1/A	
F(x) = (1 + InA x) / (1 + InA)	} for 1/A	x	1

The companded data is also inverted as recommended by the G.711 standard (all 8 bits are inverted for μ -law, all even data bits are inverted for A-law). The data will be transmitted as the first 8 MSB's of data.

Companding converts 13 bits (μ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. The input data range is separated into 8 levels, allowing low amplitude signals better precision than that of high amplitude signals. This is to exploit the operation of the human auditory system, where louder sounds do not require as much resolution as quieter sounds. The companded signal is an 8-bit word containing sign (1-bit), exponent (3-bits) and mantissa (4-bits).

Setting the WL8 register bit allows the device to operate with 8-bit data. In this mode it is possible to use 8 BCLK's per LRC frame. When using DSP mode B, this allows 8-bit data words to be output consecutively every 8 BCLK's and can be used with 8-bit data words using the A-law and u-law companding functions.

BIT8	BIT[7:4]	BIT[3:0]
SIGN	EXPONENT	MANTISSA

Table 50 8-bit Companded Word Composition






Figure 35 u-Law Companding




Figure 36 A-Law Companding



The WM8976 sample rates for the ADC and the DACs are set using the SR register bits. The cutoffs for the digital filters and the ALC attack/decay times stated are determined using these values and assume a 256fs master clock rate.

If a sample rate that is not explicitly supported by the SR register settings is required then the closest SR value to that sample rate should be chosen, the filter characteristics and the ALC attack, decay and hold times will scale appropriately.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7 Additional Control	3:1	SR	000	Approximate sample rate (configures the coefficients for the internal digital filters): 000=48kHz 001=32kHz 010=24kHz 011=16kHz 100=12kHz 101=8kHz 110-111=reserved

Table 51 Sample Rate Control

MASTER CLOCK AND PHASE LOCKED LOOP (PLL)

The WM8976 has an on-chip phase-locked loop (PLL) circuit that can be used to:

Generate master clocks for the WM8976 audio functions from another external clock, e.g. in telecoms applications.

Generate and output (on pin CSB/GPIO1) a clock for another part of the system that is derived from an existing audio master clock.

Figure 37 shows the PLL and internal clocking arrangment on the WM8976.

The PLL can be enabled or disabled by the PLLEN register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R1	5	PLLEN	0	PLL enable
Power				0=PLL off
management 1				1=PLL on

Table 52 PLLEN Control Bit

WM8976



WM8976

Preliminary Technical Data




Figure 37 PLL and Clock Select Circuit

The PLL frequency ratio R = f_2/f_1 (see Figure 37) can be set using the register bits PLLK and PLLN:

PLLK = int $(2^{24} (R-PLLN))$

EXAMPLE:

MCLK=12MHz, required clock = 12.288MHz.

R should be chosen to ensure 5 < PLLN < 13. There is a fixed divide by 4 in the PLL and a selectable divide by N after the PLL which should be set to divide by 2 to meet this requirement.

Enabling the divide by 2 sets the required $f_2 = 4 \times 2 \times 12.288$ MHz = 98.304MHz.

PLLN = int R = 8

k = int (2²⁴ x (8.192 − 8)) = 3221225 = 3126E9h

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R36 PLL N value	4	PLLPRESCALE	0	Divide MCLK by 2 before input to PLL
	3:0	PLLN	1000	Integer (N) part of PLL input/output frequency ratio. Use values greater than 5 and less than 13.
R37 PLL K value 1	5:0	PLLK [23:18]	0Ch	Fractional (K) part of PLL1 input/output frequency ratio (treat as one 24-digit binary number).
R38 PLL K Value 2	8:0	PLLK [17:9]	093h	
R39 PLL K Value 3	8:0	PLLK [8:0]	0E9h	

Table 53 PLL Frequency Ratio Control

The PLL performs best when f_2 is around 90MHz. Its stability peaks at N=8. Some example settings are shown in Table 54.



MCLK	DESIRED OUTPUT	F2	PRESCALE	POSTSCALE	R	N	K
(MHz) (F1)	(MHz)	(MHz)	DIVIDE	DIVIDE		(Hex)	(Hex)
12	11.29	90.3168	1	2	7.5264	7	86C227
12	12.288	98.304	1	2	8.192	8	3126E9
13	11.29	90.3168	1	2	6.947446	6	F28BD5
13	12.288	98.304	1	2	7.561846	7	8FD526
14.4	11.29	90.3168	1	2	6.272	6	45A1CB
14.4	12.288	98.304	1	2	6.826667	6	D3A06D
19.2	11.29	90.3168	2	2	9.408	9	6872B0
19.2	12.288	98.304	2	2	10.24	А	3D70A4
19.68	11.29	90.3168	2	2	9.178537	9	2DB493
19.68	12.288	98.304	2	2	9.990243	9	FD80A0
19.8	11.29	90.3168	2	2	9.122909	9	1F76F8
19.8	12.288	98.304	2	2	9.929697	9	EE009F
24	11.29	90.3168	2	2	7.5264	7	86C227
24	12.288	98.304	2	2	8.192	8	3126E9
26	11.29	90.3168	2	2	6.947446	6	F28BD5
26	12.288	98.304	2	2	7.561846	7	8FD526
27	11.29	90.3168	2	2	6.690133	6	BOAC94
27	12.288	98.304	2	2	7.281778	7	482297

Table 54 PLL Frequency Examples

GENERAL PURPOSE INPUT/OUTPUT

The WM8976 has two dual purpose input/output pins.

- CSB/GPIO1: CSB / GPIO pin
- L2/GPIO2: Left channel line input / headphone detection input

The GPIO2 function is provided for use as a jack detection input.

The GPIO1 and GPIO4 functions are provided for use as jack detection inputs or general purpose outputs.

The default configuration for the CSB/GPIO1 pin is to be inputs.

When setup as an input, the CSB/GPI01 pin can either be used as CSB or for jack detection, depending on how the MODE pin is set.

Table 48 illustrates the functionality of the GPIO1 pin when used as general purpose outputs.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R8	2:0	GPIO1SEL	000	CSB/GPIO1 pin function select:
GPIO				000= input (CSB/jack detection:
Control				depending on MODE setting)
				001= reserved
				010=Temp ok
				011=Amute active
				100=PLL clk o/p
				101=PLL lock
				110=logic 1
				111=logic 0
	3	GPIO1POL	0	GPIO1 Polarity invert
				0=Non inverted
				1=Inverted
	5:4	OPCLKDIV	00	PLL Output clock division ratio
				00=divide by 1
				01=divide by 2
				10=divide by 3
				11=divide by 4

Table 55 CSB/GPIO Control

Note: If MODE is set to 3 wire mode, CSB/GPIO1 shall be used as CSB input irrespective of the GPIO1SEL[2:] bits.

Note that SLOWCLKEN must be enabled when using the jack detect function.

For further details of the jack detect operation see the OUTPUT SWITCHING section.

OUTPUT SWITCHING (JACK DETECT)

When the device is configured with a 2-wire interface the CSB/GPI01 pin can be used as a switch control input to automatically disable one set of outputs and enable another. The L2/GPI02 pin can also be used for this purpose. For example, when a headphone is plugged into a jack socket then it may be desirable to disable the speaker (e.g. when one of the GPIO pins is connected to a mechanical switch in the headphone socket to detect plug-in).

The GPIO pins have an internal de-bounce circuit when in this mode in order to prevent the output enables from toggling multiple times due to input glitches. This de-bounce circuit is clocked from a slow clock with period 2^{21} x MCLK.

Note that SLOWCLKEN must be enabled when using the Jack Detect function.

Note that the GPIOPOL bits are not relevant for jack detection, it is the signal detected at the pin which is used.

The switching on/off of the outputs is fully configurable by the user. Each output, OUT1, OUT2, OUT3 and OUT4 has 2 enables associated with it. OUT1_EN_0, OUT2_EN_0, OUT3_EN_0 and OUT4_EN_0 are the output enable signal which is used if the selected jack detection pin is at logic 0 (after de-bounce). OUT1_EN_1, OUT2_EN_1, OUT3_EN_1 and OUT4_EN_1 are the output enable signal which is used if the selected jack detection pin is at logic 0.

Similar to the output enables, VMID, which can be driven out of OUT3 can be configured to be on/off depending on the jack detection input polarity using the VMID_EN_0 and VMID_EN_1 bits.

The jack detection enables work as follows:

All OUT_EN signals have an AND function performed with their normal enable signals (in table 37). Thus for an normal output enable which is ON (1), if the selected jack detection enable (controlled by selected jack detection pin polarity) is a 0 it shall turn the output off. If the normal enable signal is already OFF (0), the jack detection signal shall have no effect due to the AND function.

During jack detection if the user desires an output to be un-changed whether the jack is in or not, both the JD_EN settings i.e. OUT1_EN0 and OUT1_EN1, should be set to 1.



PTD Rev 2.0 February 2005

The VMID_EN signal has an OR function performed with the normal VMID driver enable. If the VMID_EN signal is to have no effect to normal functionality when jack detection is enabled, it should set to 0 for both enables.

If jack detection is not enabled, the output enables default to all 1's, allowing the outputs to be controlled as normal via the normal output enables found in table 37, similarly the VMID_EN signal defaults to 0 allowing the VMID driver to be controlled via the normal enable bit.

REGISTER	BIT	LABEL	DEFAULT	DESCRIPTION
ADDRESS				
R9	5:4	JD_SEL	00	Pin selected as jack detection input
GPIO control				00 = GPIO1
				01 = GPIO2
				10 = Reserved
				11 = Reserved
	6	JD_EN	0	Jack Detection Enable
				0=disabled
				1=enabled
	8:7	JD_VMID	00	[7] VMID_EN_0
				[8] VMID_EN_1
R13	3:0	JD_EN0	0	Output enables when selected jack
				detection input is logic 0.
				[0]= OUT1_EN_0
				[1]= OUT2_EN_0
				[2]= OUT3_EN_0
				[3]= OUT4_EN_0
	7:4	JD_EN1	0	Output enables when selected jack
				detection input is logic 1
				[4]= OUT1_EN_1
				[5]= OUT2_EN_1
				[6]= OUT3_EN_1
				[7]= OUT4_EN_1

Table 56 Jack Detect Register Control Bits



CONTROL INTERFACE

SELECTION OF CONTROL MODE AND 2-WIRE MODE ADDRESS

The control interface can operate as either a 3-wire or 2-wire MPU interface. The MODE pin determines the 2 or 3 wire mode as shown in Table 57.

The WM8976 is controlled by writing to registers through a serial control interface. A control word consists of 16 bits. The first 7 bits (B15 to B9) are address bits that select which control register is accessed. The remaining 9 bits (B8 to B0) are register bits, corresponding to the 9 bits in each control register.

MODE	INTERFACE FORMAT
Low	2 wire
High	3 wire

Table 57 Control Interface Mode Selection

3-WIRE SERIAL CONTROL MODE

In 3-wire mode, every rising edge of SCLK clocks in one data bit from the SDIN pin. A rising edge on CSB/GPIO latches in a complete control word consisting of the last 16 bits.




Figure 38 3-Wire Serial Control Interface

2-WIRE SERIAL CONTROL MODE

The WM8976 supports software control via a 2-wire serial bus. Many devices can be controlled by the same bus, and each device has a unique 7-bit device address (this is not the same as the 7-bit address of each register in the WM8976).

The WM8976 operates as a 2-wire slave device only. The controller indicates the start of data transfer with a high to low transition on SDIN while SCLK remains high. This indicates that a device address and data will follow. All devices on the 2-wire bus respond to the start condition and shift in the next eight bits on SDIN (7-bit address + Read/Write bit, MSB first). If the device address received matches the address of the WM8976, then the WM8976 responds by pulling SDIN low on the next clock pulse (ACK). If the address is not recognised or the R/W bit is '1' when operating in write only mode, the WM8976 returns to the idle condition and wait for a new start condition and valid address.

During a write, once the WM8976 has acknowledged a correct address, the controller sends the first byte of control data (B15 to B8, i.e. the WM8976 register address plus the first bit of register data). The WM8976 then acknowledges the first data byte by pulling SDIN low for one clock pulse. The controller then sends the second byte of control data (B7 to B0, i.e. the remaining 8 bits of register data), and the WM8976 acknowledges again by pulling SDIN low.

Transfers are complete when there is a low to high transition on SDIN while SCLK is high. After a complete sequence the WM8976 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDIN changes while SCLK is high), the device jumps to the idle condition.






Figure 39 2-Wire Serial Control Interface

In 2-wire mode the WM8976 has a fixed device address, 0011010.

RESETTING THE CHIP

The WM8976 can be reset by performing a write of any value to the software reset register (address 0 hex). This will cause all register values to be reset to their default values. In addition to this there is a Power-On Reset (POR) circuit which ensures that the registers are set to default when the device is powered up.

POWER SUPPLIES

The WM8976 can use up to four separate power supplies:

AVDD and AGND: Analogue supply, powers all analogue functions except the speaker output and mono output drivers. AVDD can range from 2.5V to 3.6V and has the most significant impact on overall power consumption (except for power consumed in the headphone). A large AVDD slightly improves audio quality.

SPKVDD and SPKGND: Headphone and Speaker supplies, power the speaker and mono output drivers. SPKVDD can range from 2.5V to 5V. SPKVDD can be tied to AVDD, but it requires separate layout and decoupling capacitors to curb harmonic distortion. With a larger SPKVDD, louder headphone and speaker outputs can be achieved with lower distortion. If SPKVDD is lower than AVDD, the output signal may be clipped.

DCVDD: Digital core supply, powers all digital functions except the audio and control interfaces. DCVDD can range from 1.8V to 3.6V, and has no effect on audio quality. The return path for DCVDD is DGND, which is shared with DBVDD.

DBVDD Can range from 1.8V to 3.6V. DBVDD return path is through DGND.

It is possible to use the same supply voltage for all four supplies. However, digital and analogue supplies should be routed and decoupled separately on the PCB to keep digital switching noise out of the analogue signal paths.

RECOMMENDED POWER UP/DOWN SEQENCE

In order to minimise output 'pop' and 'click' noise it is recommended that the device is powered up in a controlled sequence.

In addition to this it is recommended that the zero cross functions are used when changing the volume in the PGAs.



POWER MANAGEMENT

SAVING POWER BY REDUCING OVERSAMPLING RATE

The default mode of operation of the ADC and DAC digital filters is in 64x oversampling mode. Under the control of ADCOSR and DACOSR the oversampling rate may be doubled. 64x oversampling results in a slight decrease in noise performance compared to 128x but lowers the power consumption of the device.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R10	3	DACOSR128	0	DAC oversample rate select
DAC control				0 = 64x (lowest power)
				1 = 128x (best SNR)
R14	3	ADCOSR128	0	ADC oversample rate select
ADC control				0 = 64x (lowest power)
				1 = 128x (best SNR)

Table 58 ADC and DAC Oversampling Rate Selection

VMID

The analogue will not work unless Vmid is enabled (VMIDSEL 00). The impedance of the VMID resistor string, together with the decoupling capacitor on the VMID pin will determine the startup time of the VMID circuit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R1 Power	1:0	VMIDSEL	00	Reference string impedance to VMID pin (detemines startup time):
management 1				00=off (open circuit)
				01=75kΩ
				10=300kΩ
				11=5kΩ (for fastest startup)

Table 59 VMID Impedance Control

BIASEN

The analogue amplifiers will not operate unless BIASEN is enabled.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R1 Power management 1	3	BIASEN	0	Analogue amplifier bias control

Table 60 Analogue Bias Control

ESTIMATED SUPPLY CURRENTS

When either the DACs or ADC are enabled it is estimated that approximately 4mA will be drawn from DCVDD when fs=48kHz (This will be lower at lower sample rates). When the PLL is enabled an additional 700 microamps will be drawn from DCVDD.



REGISTER BIT	AVDD CURRENT (MILLIAMPS)
BUFDCOPEN	0.1
OUT4MIXEN	0.2
OUT3MIXEN	0.2
PLLEN	1.4 (with clocks applied)
MICBEN	0.5
BIASEN	0.3
BUFIOEN	0.1
VMIDSEL	10K=>0.3, less than 0.1 for 100k/500k
ROUT1EN	0.4
LOUT1EN	0.4
BOOSTENL	0.2
INPGAENL	0.2
ADCENL	x64 (ADCOSR=0)=>2.6, x128 (ADCOSR=1)=>4.9
OUT4EN	0.2
OUT3EN	0.2
SPKNEN	1mA from SPKVDD + 0.2mA from AVDD in 5V mode
SPKPEN	1mA from SPKVDD + 0.2mA from AVDD in 5V mode
RMIXEN	0.2
LMIXEN	0.2
DACENR	x64 (DACOSR=0)=>1.8, x128(DACOSR=1)=>1.9
DACENL	x64 (DACOSR=0)=>1.8, x128(DACOSR=1)=>1.9

Table 61 shows the estimated 3.3V AVDD current drawn by various circuits, by register bit.

Table 61 AVDD Supply Current



REGISTER MAP

B[1	DR 5:9]	REGISTER NAME	B8	B7	B6	B5	B4	B3	B2	B1	В0	DEF'T VAL
DEC	HEX											(HEX)
0	00	Software Reset				S	oftware reset					
1	01	Power manage't 1	BUFDCOP	OUT4MIX	OUT3MIX	PLLEN	MICBEN	BIASEN	BUFIOEN	VMI	DSEL	000
			EN	EN	EN							
2	02	Power manage't 2	ROUT1EN	LOUT1EN	SLEEP	0	BOOSTENL	0	NPPGAENL	0	ADCENL	000
3	03	Power manage't 3	OUT4EN	OUT3EN	SPKNEN	SPKPEN	0	RMIXEN	LMIXEN	DACENR	DACENL	000
4	04	Audio Interface	BCP	LRCP	W	/L	FN	ΛT	DLRSWAP	ALRSWAP	MONO	050
5	05	Companding ctrl	0	0	0	WL8	DAC_	COMP	ADC_	COMP	LOOPBACK	000
6	06	Clock Gen ctrl	CLKSEL		MCLKDIV			BCLKDIV		0	MS	140
7	07	Additional ctrl	0	0	0	0	0		SR		LOWCLKEN	000
8	08	GPIO Stuff	0	0	0	OPC	LKDIV	GPI01P0L	G	SPIO1SEL[2:	0]	000
9	09	Jack detect control	JD_VMID1	JD_VMID0	JD_EN	JD_	SEL	0		000		000
10	0A	DAC Control	0	0	SOFT	0	0	DACOSR	AMUTE	DACRPOL	DACLPOL	000
					MUTE			128				
11	0B	Left DAC digital Vol	DACVU		•		DAC\	/OLL	•			0FF
12	0C	Right DAC dig'l Vol	DACVU				DAC\	/OLR				0FF
13	0D	Jack Detect Control		JD_EN1		JD_EN0		000				
14	0E	ADC Control	HPFEN	HPFAPP		HPFCUT		ADCOSR	0	0	ADCLPOL	100
								128				
15	0F	ADC Digital Vol	ADCVU				ADC	VOL				0FF
18	12	EQ1 – low shelf	EQ3DMODE	0						12C		
19	13	EQ2 – peak 1	EQ2BW	0	EQ2C EQ2G					02C		
20	14	EQ3 – peak 2	EQ3BW	0	EQ3C EQ3G				02C			
21	15	EQ4 – peak 3	EQ4BW	0	EQ4C EQ4G					02C		
22	16	EQ5 – high shelf	0	0	EQ5C EQ5G					02C		
24	18	DAC Limiter 1	LIMEN		LIMDCY LIMATK					032		
25	19	DAC Limiter 2	0	0		LIMLVL			LIMB	OOST		000
27	1B	Notch Filter 1	NFU	NFEN				NFA0[13:7]				000
28	1C	Notch Filter 2	NFU	0				NFA0[6:0]				000
29	1D	Notch Filter 3	NFU	0				NFA1[13:7]				000
30	1E	Notch Filter 4	NFU	0				NFA1[6:0]				000
32	20	ALC control 1	ALCS	SEL	0		ALCMAX			ALCMIN		038
33	21	ALC control 2	ALCZC		ALC	HLD			ALC	CLVL		00B
34	22	ALC control 3	ALCMODE		ALC	DCY			ALC	CATK		032
35	23	Noise Gate	0	0	0	0	0	NGEN		NGTH		000
36	24	PLL N	0	0	0	0	PLL_PRE SCALE		PLLN	N[3:0]		008
37	25	PLL K 1	0	0	0		JUALE	PLLK	[23:18]			00C
38	26	PLL K 2					PLLK[17:9]					093
39	27	PLL K 3					PLLK[8:0]					0E9
41	29	3D control							DEP	TH3D		000
43	2B	Beep control					INVROUT2		BEEPVOL		BEEPEN	000
44	2C	Input ctrl	MICBVSEL		0	0	0		L2_2 INPPGA	LIN2 INPPGA	LIP2 INPPGA	003
45	2D	INP PGA gain ctrl	INPGA UPDATE	INPPGAZC	INPPGA MUTE			INPPO	GAVOL			010
47	2F	ADC Boost ctrl	PGABOOST	0		_2BOOSTV	OL	0	AU	XL2BOOST\	/OL	100
49	31	Output ctrl			DACL2 RMIX	DACR2	OUT4 BOOST	OUT3 BOOST	SPKR BOOST	TSDEN	VROI	002
	i						00031	00031	00031	1		



PTD Rev 2.0 February 2005

Preliminary Technical Data

51	33	Right mixer ctrl	A	UXRMIXVOL		UXR2RMIX	UXR2RMIX 0 0 ACR2RMIX					001
52	34	LOUT1 (HP) volume ctrl	UPDATE	LOUT1ZC	LOUT1 MUTE		LOUT1VOL					039
53	35	ROUT1 (HP) volume ctrl	UPDATE	ROUT1ZC	ROUT1 MUTE		ROUT1VOL					039
54	36	LOUT2 (SPK) volume ctrl	UPDATE	LOUT2ZC	LOUT2 MUTE		LOUT2VOL					039
55	37	ROUT2 (SPK) volume ctrl	UPDATE	ROUT2ZC	ROUT2 MUTE			ROUT	2VOL			039
56	38	OUT3 mixer ctrl	0	0	OUT3 MUTE	0 0 OUT4_ BYPL2 LMIX2 LDAC2 20UT3 OUT3 OUT3 OUT3 OUT3					001	
57	39	OUT4 (MONO) mixer ctrl	0	0	OUT4 MUTE	HALFSIG	LMIX2 OUT4	LDAC2 OUT4	0	RMIX2 OUT4	RDAC2 OUT4	001

Table 62 WM8976 Register Map



DIGITAL FILTER CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC Filter		•	•	·	
Passband	+/- 0.025dB	0		0.454fs	
	-6dB		0.5fs		
Passband Ripple				+/- 0.025	dB
Stopband		0.546fs			
Stopband Attenuation	f > 0.546fs	-60			dB
Group Delay			21/fs		
ADC High Pass Filter		•			
High Pass Filter Corner	-3dB		3.7		Hz
Frequency	-0.5dB		10.4		
	-0.1dB		21.6		
DAC Filter			•	·	
Passband	+/- 0.035dB	0		0.454fs	
	-6dB		0.5fs		
Passband Ripple				+/-0.035	dB
Stopband		0.546fs			
Stopband Attenuation	f > 0.546fs	-80			dB
Group Delay			29/fs		

Table 63 Digital Filter Characteristics


TERMINOLOGY

1. Stop Band Attenuation (dB) - the degree to which the frequency spectrum is attenuated (outside audio band)

2. Pass-band Ripple – any variation of the frequency response in the pass-band region



DAC FILTER RESPONSES








Figure 41 DAC Digital Filter Ripple

0.2

ADC FILTER RESPONSES




Figure 42 ADC Digital Filter Frequency Response




Figure 43 ADC Digital Filter Ripple



HIGHPASS FILTER

The WM8976 has a selectable digital highpass filter in the ADC filter path. This filter has two modes, audio and applications. In audio mode the filter is a 1^{st} order IIR with a cut-off of around 3.7Hz. In applications mode the filter is a 2^{nd} order high pass filter with a selectable cut-off frequency.




Figure 44 ADC Highpass Filter Response, HPFAPP=0




Figure 45 ADC Highpass Filter Responses (48kHz), HPFAPP=1, all cut-off settings shown.




Figure 47 ADC Highpass Filter Responses (12kHz), HPFAPP=1, all cut-off settings shown.




Figure 46 ADC Highpass Filter Responses (24kHz), HPFAPP=1, all cut-off settings shown.

5-BAND EQUALISER

The WM8976 has a 5-band equaliser which can be applied to either the ADC path or the DAC path. The plots from Figure 48 to Figure 61 show the frequency responses of each filter with a sampling frequency of 48kHz, firstly showing the different cut-off/centre frequencies with a gain of \pm 12dB, and secondly a sweep of the gain from -12dB to +12dB for the lowest cut-off/centre frequency of each filter.




Figure 48 EQ Band 1 Low Frequency Shelf Filter Cut-offs




Figure 50 EQ Band 2 – Peak Filter Centre Frequencies, EQ2BW=0




Figure 52 EQ Band 2 - EQ2BW=0, EQ2BW=1






Figure 49 EQ Band 1 Gains for Lowest Cut-off Frequency




Figure 51 EQ Band 2 – Peak Filter Gains for Lowest Cut-off Frequency, EQ2BW=0

нш

111

UШ

11111

сти

1.1.1.1

תוחדר

1.1.110

1.1.111




Figure 53 EQ Band 3 – Peak Filter Centre Frequencies, EQ3 Figure 54 EQ Band 3 – Peak Filter Gains for Lowest Cut-off Frequency, EQ3BW=0




Figure 55 EQ Band 3 - EQ3BW=0, EQ3BW=1







Figure 56 EQ Band 4 – Peak Filter Centre Frequencies, EQ3 Figure 57 EQ Band 4 – Peak Filter Gains for Lowest Cut-off Frequency, EQ4BW=0

	15			TTHIME		
		III I I I I I I I I I I I I I I I I I	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1.1.111111	
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
	10		11100	11000/		그 년 만만
				קאַתהדר.	רקאהדר	тппп
		III I I I I I I I I I I I I I I I I I	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- i i i i i i i i i i i i i i i i i i i	NNNN	
				i i i yîyî	- E E E E E E E E E E E E E E E E E E E	
	5				<u>\\</u>	
	- <u></u>		11000		1 T O OO (\	
~	1 1 1 1 1 1	III I I I I I I I I I I I I I I I I I	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1/1/1100	- E E E E E E E E E E E E E E E E E E E	1.1.1110
Magnitude (dB)	1 1 1 1 1	III I I I I I I I I I I I I I I I I I	1.1.11100		1.1.11100	V
æ					1.1.11100	N. IIIII
Ę		III I I I I I I I I I I I I I I I I I	1.1.11111	THIN		11111
g	1 1 1 1 1 1	III I I I I I I I I I I I I I I I I I	1.1.11100			
2		III I I I I I I I I I I I I I I I I I	1.1.11100	/	i i i i i i i i i i i i i i i i i i i	
	-5-1100		1.1.11100	- I - I - I - I - I - I - I - I - I - I	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
			11000			1000
			1.1.11100		<u>) i Mana i</u>	
			1.1.11100	1.1.1.1.1.1.1	W i <i>U</i> i i i i	
	-10-1100		1.1.11100		N I VIIIII	1.1.1110
						1 1 1 1 1 1
	1 1 1 1 1		1.1.1.1.00		Y	1.1.1100
			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	1.1.1111
			1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	
	-15 -15 -10-2	10 ⁻¹ 10 ⁰		10 ²	10 ³	10 ⁴
	10	10 10	Frequency		10	10
			. Juquunuy	··/		

Figure 58 EQ Band 4 - EQ3BW=0, EQ3BW=1





111110 111111 1 1 1 1 1 1 1 1 1.11110 1.11100 1.1.111 1111111 111111 1.11110 1200 1100 1888 ------1.1.11111 1.1.1.1111 1.11100 1.1.1.111 1 III 1111111 1.1.1.1111 1.11100 1.1.1.1.00 LШ White 1.1.1.1.11 1111 ude (dB) HII 1.1.1.111 Aagnit - ARA רשתחדר т п тп п עים ב 111111 1 11100 111111 1 111100 1.1.1.111 111111 1.11100 111111 I I IIII 1.1.1.1.1.1.1 1.1.1.1.1.11 1.1.1.1111 10 10 10 10 Frequency (Hz)

Figure 60 EQ Band 5 Gains for Lowest Cut-off Frequency



Figure 61 shows the result of having the gain set on more than one channel simultaneously. The blue traces show each band (lowest cut-off/centre frequency) with \pm 12dB gain. The red traces show the cumulative effect of all bands with +12dB gain and all bands -12dB gain, with EqxBW=0 for the peak filters.




Figure 61 Cumulative Frequency Boost/Cut



APPLICATIONS INFORMATION

RECOMMENDED EXTERNAL COMPONENTS





Figure 62 External Component Diagram



WM8976

PACKAGE DIAGRAM



Symbols	Dimensions (mm)			
	MIN	NOM	MAX	NOTE
Α	0.85	0.90	1.00	
A1	0	0.02	0.05	
A3		0.2 REF		
b	0.18	0.23	0.30	1
D	4.90	5.00	5.10	
D2	3.2	3.3	3.4	2
E	4.90	5.00	5.10	
E2	3.2	3.3	3.4	2
e		0.5 BSC		
L	0.35	0.4	0.45	
L1			0.1	1
R	b(min)/2			
К	0.20			
Tolerances of Form and Position				
aaa	0.15			
bbb	0.10			
ccc	0.10			
REF:	JEDEC, MO-220, VARIATION VHHD-2			

Contest
 C



Wolfson Microelectronics plc (WM) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current. All products are sold subject to the WM terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

WM warrants performance of its products to the specifications applicable at the time of sale in accordance with WM's standard warranty. Testing and other quality control techniques are utilised to the extent WM deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

In order to minimise risks associated with customer applications, adequate design and operating safeguards must be used by the customer to minimise inherent or procedural hazards. Wolfson products are not authorised for use as critical components in life support devices or systems without the express written approval of an officer of the company. Life support devices or systems are devices or systems that are intended for surgical implant into the body, or support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided, can be reasonably expected to result in a significant injury to the user. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

WM assumes no liability for applications assistance or customer product design. WM does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of WM covering or relating to any combination, machine, or process in which such products or services might be or are used. WM's publication of information regarding any third party's products or services does not constitute WM's approval, license, warranty or endorsement thereof.

Reproduction of information from the WM web site or datasheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use.

Resale of WM's products or services with statements different from or beyond the parameters stated by WM for that product or service voids all express and any implied warranties for the associated WM product or service, is an unfair and deceptive business practice, and WM is not responsible nor liable for any such use.

ADDRESS:

Wolfson Microelectronics plc Westfield House 26 Westfield Road Edinburgh EH11 2QB United Kingdom

Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001 Email :: sales@wolfsonmicro.com

