# a

# MicroConverter <sup>®</sup>, Dual 16-/24- Bit ADCs with Embedded 62KB FLASH MCU

# **Preliminary Technical Data**

ADuC834

#### **FEATURES**

High Resolution Sigma-Delta ADCs

Two Independent ADCs (16- and 24-Bit Resolution)

24-Bit No Missing Codes, Primary ADC

13-Bit p-p Resolution @ 20 Hz, 20 mV Range

18-Bit p-p Resolution @ 20 Hz, 2.56 V Range

#### Memory

62Kbytes On-Chip Flash/EE Program Memory

4 KBytes On-Chip Flash/EE Data Memory

Flash/EE, 100 Yr Retention, 100 Kcycles Endurance

In Circuit Serial Download

High Speed User Bootload (5s Download)

2304 Bytes On-Chip Data RAM

#### 8051 Based Core

8051-Compatible Instruction Set (12.58 MHz Max)

32 kHz External Crystal, On-Chip Programmable PLL

11 Interrupt Sources, Two Priority Levels

**Dual Data Pointer** 

**Extended 11-bit Stack Pointer** 

#### **On-Chip Peripherals**

12-Bit Voltage Output DAC

Dual 16-Bit ΣΔ DACs/PWMs

**On-Chip Temperature Sensor** 

**Dual Excitation Current Sources** 

Time Interval Counter (Real Time Clock/WakeUp Cct)

UART and SPI® Serial I/O

Timer 3 for high speed UART baud rates (incl 115,200) Watchdog Timer (WDT), Power Supply Monitor (PSM)

#### **Power**

Specified for 3 V and 5 V Operation

Normal: 3 mA @ 3 V (Core CLK = 1.5 MHz)

Power-Down: 20µA max with wake-up cct running

#### GENERAL DESCRIPTION

The ADuC834 is a complete smart transducer front-end, integrating two high-resolution sigma delta ADCs, an 8-bit MCU, and program/data Flash/EE Memory on a single chip.


The two independent ADCs (Primary and Auxiliary) include a temperature sensor and a PGA (allowing direct measurement of low-level signals). The ADCs with on-chip digital filtering and programmable output data rates are intended for the measurement of wide dynamic range, low frequency signals, such as those in weigh scale, strain-gauge, pressure transducer, or temperature measurement applications.

The device operates from a 32 kHz crystal with an on-chip PLL generating a high-frequency clock of 12.58 MHz. This clock is, routed through a programmable clock divider from which the MCU core clock operating frequency is generated. The microcontroller core is an 8052 and therefore 8051 instruction set compatible with 12 core clock periods per machine cycle.

#### REV. PrC (12 March 2002)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

#### FUNCTIONAL BLOCK DIAGRAM



62 Kbytes of nonvolatile Flash/EE program memory are provided on-chip. 4 Kbytes of nonvolatile Flash/EE data memory, 256 bytes RAM and 2 KBytes of extended RAM are also integrated on-chip. The program memory can be configured as data memory in datalogging applications.

The ADuC834 also incorporates additional analog functionality with a 12-bit DAC, dual current sources, power supply monitor, and a bandgap reference. On-chip digital peripherals include two 16-bit  $\Sigma\Delta$  DACs/PWM, watchdog timer, real time clock (time interval counter), four timers/counters, and two serial I/O ports (UART and SPI).

On-chip factory firmware supports in-circuit serial download (via UART), as well as single-pin emulation mode via the EA pin. A functional block diagram of the ADuC834 is shown above with a more detailed block diagram shown in figure 11 (page 18).

The part operates from a 3V or a 5V supply. When operating from 3V the power dissipation for the part is below 10mW. The ADuC834 is housed in a 52-lead MQFP package.

#### **APPLICATIONS**

Intelligent Sensors (IEEE1451.2-Compatible)

Weigh Scales

Portable Instrumentation

Pressure Transducers

4-20 mA Transmitters

MicroConverter is a registered trademark of Analog Devices, Inc. SPI is a registered trademark of Motorola Inc.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002

# ADuC834

#### TABLE OF CONTENTS

| OVERVIEW                                |  | 39 |
|---|--|----|
| SPECIFICATIONS                          | = + + - :  | 39 |
| TIMING SPECIFICATIONS                   |  | 40 |
| ABSOLUTE MAXIMUM RATINGS 1              |  | 40 |
| ORDERING GUIDE                          |  | 41 |
| PIN FUNCTION DESCRIPTIONS 1             | DACCON   | 41 |
| MEMORY ORGANIZATION 2                   | Using the DAC Converter  | 41 |
| SPECIAL FUNCTION REGISTERS (SFRS)       | 22 PWM   | 43 |
| Accumulator (ACC)                       | PWMCON   | 43 |
| B SFR (B)                               | Modes of Operation   | 44 |
| Stack Pointer (SP)                      | ON-CHIP PLL (PLLCON)   | 46 |
| Data Pointer (DPTR)                     | TIME INTERVAL COUNTER (TIMECON)  | 47 |
| Program Status Word (PSW)               |  |    |
| Power Control (PCON)                    |  |    |
| ADuC834 Configuration SFR (CFG834)      |  |    |
| Complete SFR Map                        |  |    |
| PRIMARY AND AUXILIARY ADCs              | 1  |    |
| ADCSTAT 2                               |  |    |
| ADCMODE                                 | 8  |    |
| ADC0CON                                 |  |    |
| ADC1CON                                 |  |    |
| ADC0H/M/L / ADC1H/L                     |  |    |
| OF0H/M/L / OF1H/L                       |  |    |
| GN0H/M/L / GN1H/L                       |  |    |
| SF                                      |  |    |
| ICON                                    |  |    |
| PRIMARY AND AUX ADC NOISE PERFORMANCE 3 | r  |    |
| PRIMARY AND AUXILIARY ADC DESCRIPTION 3 |  |    |
| Primary ADC                             |  |    |
| Auxiliary ADC                           |  |    |
| Analog Input Channels                   |  |    |
| Primary and Auxiliary ADC Inputs        | . 0  |    |
| · · · · · · · · · · · · · · · · · · ·   | O  |    |
| Analog Input Ranges                     | O Company of the comp |    |
| Programmable Gain Amplifier             |  |    |
| Bipolar/Unipolar Inputs                 |  |    |
| Reference Input                         | J  |    |
| Burnout Currents                        | 11   |    |
| Excitation Currents                     | r  |    |
| Reference Detect                        |  |    |
| Sigma-Delta Modulator                   | · · · · · · · · · · · · · · · · · · ·  |    |
| Digital Filter                          | Ç ,  |    |
| ADC Chopping                            | •  |    |
|   | Clock Oscillator   |    |
| NONVOLATILE FLASH/EE MEMORY 3           |  |    |
| Flash/EE Memory Overview                |  |    |
| Flash/EE Memory and the ADuC834         |  |    |
| ADuC834 Flash/EE Memory Reliability     | 8  |    |
| USING THE FLASH/EE PROGRAM MEMORY 3     |  |    |
| Ö                                       | Typical System Configuration   |    |
| User Download Mode 3                    | v  |    |
| Flash/EE Program Memory Security 3      | OUTLINE DIMENSIONS   | 72 |

 $\begin{array}{l} \textbf{SPECIFICATIONS}^{1} \ \, \text{(AV}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, DV}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V, PS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \ \text{V to } 5.25 \ \text{V}, \\ \textbf{SS}_{DD} = 2.7 \ \text{V to } 3.6 \ \text{V or } 4.75 \$ 

ADuC834

Crystal; all specifications  $T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.) ADuC834BS **Test Conditions/Comments** Unit **Parameter** ADC SPECIFICATIONS Conversion Rate 5.4 On Both Channels Hz min 105 Programmable in 0.732 ms Increments Hz max Primary ADC No Missing Codes<sup>2</sup> 24 20 Hz Update Rate Bits min Resolution Range =  $\pm 20$  mV, 20 Hz Update Rate 13 Bits p-p typ 18 Range =  $\pm 2.56$  V, 20 Hz Update Rate Bits p-p typ **Output Noise** See Table X and XI Output Noise Varies with Selected in ADuC834 ADC Update Rate and Gain Range Description (pg 30) Integral Nonlinearity 1 LSB<sub>16</sub> ppm of FSR max  $\pm 15$ Offset Error<sup>3</sup>  $\pm 3$ μV typ Offset Error Drift nV/°C typ  $\pm 10$ Full-Scale Error<sup>4</sup>  $\pm 10$ μV typ Gain Error Drift<sup>5</sup> ppm/°C typ ±0.5 **ADC Range Matching** AIN = 18 mVμV typ  $\pm 2$ Power Supply Rejection (PSR) AIN = 7.8 mV, Range =  $\pm 20 \text{ mV}$ 113 dBs typ 80 AIN = 1 V, Range =  $\pm 2.56 V$ dBs min Common-Mode DC Rejection On AIN 95 At DC, AIN = 7.8 mV, Range =  $\pm 20 \text{ mV}$ dBs min On AIN 113 At DC, AIN = 1 V, Range =  $\pm 2.56$  V dBs typ On REFIN 125 At DC, AIN = 1 V, Range =  $\pm 2.56$  V dBs typ 20 Hz Update Rate Common-Mode 50 Hz/60 Hz Rejection<sup>2</sup>  $50 \text{ Hz}/60 \text{ Hz} \pm 1 \text{ Hz}, \text{ AIN} = 7.8 \text{ mV},$ On AIN 95 dBs min Range =  $\pm 20 \text{ mV}$ 90  $50 \text{ Hz}/60 \text{ Hz} \pm 1 \text{ Hz}, \text{ AIN} = 1 \text{ V},$ dBs min Range =  $\pm 2.56 \text{ V}$ On REFIN 90  $50 \text{ Hz}/60 \text{ Hz} \pm 1 \text{ Hz}, \text{ AIN} = 1 \text{ V},$ dBs min Range =  $\pm 2.56 \text{ V}$ Normal Mode 50 Hz/60 Hz Rejection<sup>2</sup> 50 Hz/60 Hz ±1 Hz, 20 Hz Update Rate On AIN 60 dBs min On REFIN 60 50 Hz/60 Hz ±1 Hz, 20 Hz Update Rate dBs min **Auxiliary ADC** No Missing Codes<sup>2</sup> 16 Bits min 16 Range =  $\pm 2.5$  V, 20 Hz Update Rate Resolution Bits p-p typ See Table XII in Output Noise Varies with Selected **Output Noise** ADuC834 ADC Update Rate Description (pg 30) ppm of FSR max  $\pm 15$ Integral Nonlinearity Offset Error<sup>3</sup> LSB typ -2 Offset Error Drift 1 μV/°C typ LSB typ Full-Scale Error<sup>6</sup> -2.5Gain Error Drift<sup>5</sup> ppm/°C tvp  $\pm 0.5$ dBs min Power Supply Rejection (PSR) 80 AIN = 1 V, 20 Hz Update Rate Normal Mode 50 Hz/60 Hz Rejection<sup>2</sup> On AIN 60  $50 \text{ Hz}/60 \text{ Hz} \pm 1 \text{ Hz}$ dBs min On REFIN 60 50 Hz/60 Hz ±1 Hz, 20 Hz Update Rate dBs min DAC PERFORMANCE DC Specifications<sup>7</sup> Resolution 12 Bits Relative Accuracy  $\pm 3$ LSB typ Differential Nonlinearity -1 Guaranteed 12-Bit Monotonic LSB max Offset Error mV max  $\pm 50$ Gain Error<sup>8</sup> AV<sub>DD</sub> Range % max  $\pm 1$ V<sub>REF</sub> Range % typ  $\pm 1$ AC Specifications<sup>2, 7</sup> Voltage Output Settling Time 15 Settling Time to 1 LSB of Final Value μs typ Digital-to-Analog Glitch Energy 10 1 LSB Change at Major Carry nVs typ

# ADuC834-SPECIFICATIONS<sup>1</sup>

| Parameter  | ADuC834BS                 | Test Conditions/Comments                                   | Unit        |
|--|---------------------------|--|-------------|
| INTERNAL REFERENCE                                 |                           |  |             |
| ADC Reference                                      |                           |  |             |
| Reference Voltage                                  | $1.25 \pm 1\%$            | Initial Tolerance @ $25^{\circ}$ C, $V_{DD} = 5 \text{ V}$ | V min/max   |
| Power Supply Rejection                             | 45                        |  | dBs typ     |
| Reference Tempco                                   | 100                       |  | ppm/°C typ  |
| DAC Reference                                      |                           |  |             |
| Reference Voltage                                  | $2.5 \pm 1\%$             | Initial Tolerance @ $25^{\circ}$ C, $V_{DD} = 5 \text{ V}$ | V min/max   |
| Power Supply Rejection                             | 50                        |  | dBs typ     |
| Reference Tempco                                   | ±100                      |  | ppm/°C typ  |
| ANALOG INPUTS/REFERENCE INPUTS                     |                           |  |             |
| Primary ADC  |                           |  |             |
| Differential Input Voltage Ranges <sup>9, 10</sup> |                           | External Reference Voltage = 2.5 V                         |             |
|  |                           | RN2, RN1, RN0 of ADC0CON Set to                            |             |
| Bipolar Mode (ADC0CON3 = $0$ )                     | ±20                       | 0 0 0 (Unipolar Mode 0 to 20 mV)                           | mV          |
|  | ±40                       | 0 0 1 (Unipolar Mode 0 to 40 mV)                           | mV          |
|  | ±80                       | 0 1 0 (Unipolar Mode 0 to 80 mV)                           | mV          |
|  | ±160                      | 0 1 1 (Unipolar Mode 0 to 160 mV)                          | mV          |
|  | ±320                      | 1 0 0 (Unipolar Mode 0 to 320 mV)                          | mV          |
|  | ±640                      | 1 0 1 (Unipolar Mode 0 to 640 mV)                          | mV          |
|  | ±1.28                     | 1 1 0 (Unipolar Mode 0 to 1.28 V)                          | V           |
|  | ±2.56                     | 1 1 1 (Unipolar Mode 0 to 2.56 V)                          | V           |
| Analog Input Current <sup>2</sup>                  | ±1                        |  | nA max      |
| Analog Input Current Drift                         | ±5                        |  | pA/°C typ   |
| Absolute AIN Voltage Limits                        | AGND + 100 mV             |  | V min       |
|  | $AV_{DD}$ – 100 mV        |  | V max       |
| Auxiliary ADC                                      |                           |  |             |
| Input Voltage Range <sup>9, 10</sup>               | $0 \text{ to } V_{REF}$   | Unipolar Mode, for Bipolar Mode<br>See Note 11             | V           |
| Average Analog Input Current                       | 125                       | Input Current Will Vary with Input                         | nA/V typ    |
| Average Analog Input Current Drift <sup>2</sup>    | ±2                        | Voltage on the Unbuffered Auxiliary ADC                    | pA/V/°C typ |
| Absolute AIN Voltage Limits <sup>11</sup>          | AGND - 30 mV              | · ·  | V min       |
| Ç  | $AV_{DD} + 30 \text{ mV}$ |  | V max       |
| External Reference Inputs                          |                           |  |             |
| REFIN(+) to REFIN(-) Range <sup>2</sup>            | 1                         |  | V min       |
| · ·  | $AV_{DD}$                 |  | V max       |
| Average Reference Input Current                    | 1                         | Both ADCs Enabled  | μA/V typ    |
| Average Reference Input Current Drift              | ±0.1                      |  | nA/V/°C typ |
| 'NO Ext. REF' Trigger Voltage                      | 0.3                       | NOXREF Bit Active if $V_{REF} < 0.3 \text{ V}$             | V min       |
| 55 0   | 0.65                      | NOXREF Bit Inactive if $V_{REF} > 0.65 \text{ V}$          | V max       |
| ADC SYSTEM CALIBRATION                             |                           |  |             |
| Full-Scale Calibration Limit                       | +1.05 × FS                |  | V max       |
| Zero-Scale Calibration Limit                       | $-1.05 \times FS$         |  | V min       |
| Input Span   | $0.8 \times FS$           |  | V min       |
|  | $2.1 \times FS$           |  | V max       |
| ANALOG (DAC) OUTPUTS                               |                           |  |             |
| Voltage Range                                      | 0 to V <sub>REF</sub>     | DACRN = 0 in DACCON SFR                                    | V typ       |
| voltage ivalige                                    | 0 to VREF                 | DACRN = 1 in DACCON SFR                                    | V typ       |
| Resistive Load                                     | 10                        | From DAC Output to AGND                                    | Ωtyp        |
| Capacitive Load                                    | 100                       | From DAC Output to AGND                                    | pF typ      |
| Output Impedance                                   | 0.5                       | Trom Drie Output to AGND                                   | Ωtyp        |
| I <sub>SINK</sub>                                  | 50                        |  | μA typ      |
|  |                           |  | r. · Jr     |
| TEMPERATURE SENSOR                                 |                           |  | °C tum      |
| Accuracy Thermal Impedence (0, )                   | ±2                        |  | °C typ      |
| Thermal Impedance $(\theta_{JA})$                  | 90                        |  | °C/Ω typ    |

# ADuC834

| Parameter                               | ADuC834BS             | Test Conditions/Comments  | Unit              |
|---|-----------------------|---|-------------------|
| TRANSDUCER BURNOUT CURRENT S            | SOURCES               |   |                   |
| AIN+ Current                            | -100                  | AIN+ is the Selected Positive Input to  | nA typ            |
| AIN- Current                            | +100                  | the Primary ADC AIN- is the Selected Negative Input to the Auxiliary ADC                        | nA typ            |
| Initial Tolerance @ 25°C<br>Drift       | ±10<br>0.03           | the Auxiliary ADC   | % typ<br>%/°C typ |
| EXCITATION CURRENT SOURCES              |                       |   | <b>V1</b>         |
| Output Current                          | -200                  | Available from Each Current Source  | μA typ            |
| Initial Tolerance @ 25°C                | ±10                   |   | % typ             |
| Drift                                   | 200                   |   | ppm/°C typ        |
| Initial Current Matching @ 25°C         | ±1                    | Matching Between Both Current Sources   |                   |
| Drift Matching                          | 20                    | o o   | ppm/°C typ        |
| Line Regulation (AV <sub>DD</sub> )     | 1                     | $AV_{DD} = 5 V + 5\%$   | μA/V typ          |
| Load Regulation                         | 0.1                   |   | μA/V typ          |
| Output Compliance                       | $AV_{\rm DD}$ – $0.6$ |   | V max             |
| •                                       | AGND                  |   | Min               |
| LOGIC INPUTS                            |                       |   |                   |
| All Inputs Except SCLOCK, RESET,        |                       |   |                   |
| and XTAL1                               |                       |   |                   |
| $V_{\mathrm{INL}}$ , Input Low Voltage  | 0.8                   | $DV_{DD} = 5 V$   | V max             |
|   | 0.4                   | $DV_{DD} = 3 V$   | V max             |
| $ m V_{INH}$ , Input High Voltage       | 2.0                   |   | V min             |
| SCLOCK and RESET Only                   |                       |   |                   |
| (Schmitt-Triggered Inputs) <sup>2</sup> |                       |   |                   |
| $ m V_{T+}$                             | 1.3/3                 | $DV_{DD} = 5 V$   | V min/V max       |
| **                                      | 0.95/2.5              | $DV_{DD} = 3 V$   | V min/V max       |
| $ m V_{T-}$                             | 0.8/1.4               | $DV_{DD} = 5 V$   | V min/V max       |
| *7 *7                                   | 0.4/1.1               | $DV_{DD} = 3 V$   | V min/V max       |
| $V_{T+} - V_{T-}$                       | 0.3/0.85              | $DV_{DD} = 5 V$   | V min/V max       |
| Input Currents                          | 0.3/0.85              | $DV_{DD} = 3 V$   | V min/V max       |
| Port 0, P1.2–P1.7, <i>EA</i>            | ±10                   | $V_{IN} = 0 \text{ V or } V_{DD}$   | μA max            |
| SCLOCK, MOSI, MISO, SS <sup>12</sup>    | -10 min, -40 max      | $V_{IN} = 0$ V of $V_{DD}$<br>$V_{IN} = 0$ V, $DV_{DD} = 5$ V, Internal Pull-Up                 | μΑ min/μΑ max     |
| SCLOCK, MOSI, MISO, 33                  | ±10                   | $V_{IN} = V_{VDD}$ , $DV_{DD} = 5 V$ , internal i un-ep   | μA max            |
| RESET                                   | ±10                   | $V_{IN} = V_{DD}$ , $DV_{DD} = 5 \text{ V}$<br>$V_{IN} = 0 \text{ V}$ , $DV_{DD} = 5 \text{ V}$ | μA max            |
| WHOLI                                   | 35 min, 105 max       | $V_{\text{IN}} = V_{\text{DD}}, \text{ DV}_{\text{DD}} = 5 \text{ V},$                          | μA min/μA max     |
|   | ,                     | Internal Pull-Down  |                   |
| P1.0, P1.1, Ports 2 and 3               | ±10                   | $V_{\rm IN} = V_{\rm DD}$ , $DV_{\rm DD} = 5 \text{ V}$   | μA max            |
|   | -180                  | $V_{IN} = 2 \text{ V}, DV_{DD} = 5 \text{ V}$   | μA min            |
|   | -660                  |   | μA max            |
|   | -20                   | $V_{IN} = 450 \text{ mV}, DV_{DD} = 5 \text{ V}$  | μA min            |
|   | -75                   |   | μA max            |
| Input Capacitance                       | 5                     | All Digital Inputs  | pF typ            |
| CRYSTAL OSCILLATOR (XTAL1 AND 2         | XTAL2)                |   |                   |
| Logic Inputs, XTAL1 Only                | •                     |   |                   |
| V <sub>INL</sub> , Input Low Voltage    | 0.8                   | $DV_{DD} = 5 V$   | V max             |
| -                                       | 0.4                   | $DV_{DD} = 3 V$   | V max             |
| $ m V_{INH}$ , Input High Voltage       | 3.5                   | $DV_{DD} = 5 V$   | V min             |
|   | 2.5                   | $DV_{DD} = 3 V$   | V min             |
| XTAL1 Input Capacitance                 | 18                    |   | pF typ            |
| XTAL2 Output Capacitance                | 18                    |   | pF typ            |

# ADuC834-SPECIFICATIONS<sup>1</sup>

| Parameter  | ADuC834BS                  | <b>Test Conditions/Comments</b>  | Unit        |
|--|----------------------------|--|-------------|
| LOGIC OUTPUTS (Not Including XTAL2)                          | 2                          |  |             |
| V <sub>OH</sub> , Output High Voltage                        | 2.4                        | $V_{\mathrm{DD}} = 5 \mathrm{\ V}, \ I_{\mathrm{SOURCE}} = 80 \ \mu\mathrm{A}$ | V min       |
|  | 2.4                        | $V_{\rm DD} = 3 \text{ V}, I_{\rm SOURCE} = 20 \mu\text{A}$                    | V min       |
| V <sub>OL</sub> , Output Low Voltage <sup>13</sup>           | 0.4                        | I <sub>SINK</sub> = 8 mA, SCLOCK/D0,<br>MOSI/D1                                | V max       |
|  | 0.4                        | $I_{SINK} = 10 \text{ mA}, P1.0 \text{ and } P1.1$                             | V max       |
|  | 0.4                        | $I_{SINK} = 1.6$ mA, All Other Outputs   | V max       |
| Floating State Leakage Current                               | ±10                        |  | μA max      |
| Floating State Output Capacitance                            | 5                          |  | pF typ      |
| POWER SUPPLY MONITOR (PSM)                                   |                            |  |             |
| AV <sub>DD</sub> Trip Point Selection Range                  | 2.63                       | Four Trip Points Selectable in This Range                                      | V min       |
|  | 4.63                       | Programmed via TPA1-0 in PSMCON  | V max       |
| AV <sub>DD</sub> Power Supply Trip Point Accuracy            | ±3.5                       |  | % max       |
| DV <sub>DD</sub> Trip Point Selection Range                  | 2.63                       | Four Trip Points Selectable in This Range                                      | V min       |
|  | 4.63                       | Programmed via TPD1-0 in PSMCON  | V max       |
| $\mathrm{DV}_{\mathrm{DD}}$ Power Supply Trip Point Accuracy | ±3.5                       |  | % max       |
| WATCHDOG TIMER (WDT)   |                            |  |             |
| Timeout Period   | 0                          | Nine Timeout Periods in This Range   | ms min      |
|  | 2000                       | Programmed via PRE3-0 in WDCON   | ms max      |
| MCU CORE CLOCK RATE  |                            | Clock Rate Generated via On-Chip PLL   |             |
| MCU Clock Rate <sup>2</sup>                                  | 98.3                       | Programmable via CD2-0 Bits in   | kHz min     |
| West state   | 00.0                       | PLLCON SFR   | KI IZ IIIII |
|  | 12.58                      | 122001.011   | MHz max     |
| START-UP TIME  |                            |  |             |
| At Power-On  | 300                        |  | ms typ      |
| From Idle Mode   | 1                          |  | ms typ      |
| From Power-Down Mode   |                            |  | JI          |
| Oscillator Running   |                            | $OSC_PD$ Bit = 0 in PLLCON SFR   |             |
| Wakeup with INTO Interrupt                                   | 1                          |  | ms typ      |
| Wakeup with SPI Interrupt                                    | 1                          |  | ms typ      |
| Wakeup with TIC Interrupt                                    | 1                          |  | ms typ      |
| Wakeup with External RESET                                   | 3.4                        |  | ms typ      |
| Oscillator Powered Down                                      |                            | OSC_PD Bit = 1 in PLLCON SFR   | JP          |
| Wakeup with External RESET                                   | 0.9                        |  | sec typ     |
| After External RESET in Normal Mode                          | 3.3                        |  | ms typ      |
| After WDT Reset in Normal Mode                               | 3.3                        | Controlled via WDCON SFR   | ms typ      |
| FLASH/EE MEMORY RELIABILITY CHA                              | RACTERISTICS <sup>14</sup> |  |             |
| Endurance <sup>15</sup>                                      | 100,000                    |  | Cycles min  |
| Data Retention <sup>16</sup>                                 | 100,000                    |  | Years min   |
| POWER REQUIREMENTS   |                            | DV <sub>DD</sub> and AV <sub>DD</sub> Can Be Set                               | <u> </u>    |
| Power Supply Voltages  |                            | Independently  |             |
| AV <sub>DD</sub> , 3 V Nominal Operation                     | 2.7                        |  | V min       |
| 11 v DD, o v 1 volimiai Operation                            | 3.6                        |  | V max       |
| AV <sub>DD</sub> , 5 V Nominal Operation                     | 4.75                       |  | V min       |
| 11 v DD, o v 1 volimiai Operation                            | 5.25                       |  | V max       |
| DV <sub>DD</sub> , 3 V Nominal Operation                     | 2.7                        |  | V min       |
| DVDD, 3 v ryonimai Operation                                 | 3.6                        |  | V max       |
| DV - 5 V Naminal Operation                                   | 4.75                       |  | V min       |
| DV <sub>DD</sub> , 5 V Nominal Operation                     | 1                          |  |             |
|  | 5.25                       |  | V max       |

| Parameter   | ADuC834BS | <b>Test Conditions/Comments</b>   | Unit   |
|---|-----------|---|--------|
| POWER REQUIREMENTS (continued)                          |           |   |        |
| Power Supply Currents Normal Mode <sup>17, 18</sup>     |           |   |        |
| DV <sub>DD</sub> Current                                | 4         | $DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}, \text{ Core CLK} = 1.57 \text{ MHz}$  | mA max |
| TOD THE T   | 2.1       | $DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Core CLK} = 1.57 \text{ MHz}$    | mA max |
| AV <sub>DD</sub> Current                                | 170       | $AV_{DD} = 5.25 \text{ V}$ , Core CLK = 1.57 MHz                                    | μA max |
| DV <sub>DD</sub> Current                                | 15        | $DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}, \text{ Core CLK} = 12.58 \text{ MHz}$ | mA max |
|   | 8         | $DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Core CLK} = 12.58 \text{ MHz}$   | mA max |
| AV <sub>DD</sub> Current                                | 170       | $AV_{DD} = 5.25 \text{ V}$ , Core CLK = 12.58 MHz                                   | μA max |
| Power Supply Currents Idle Mode <sup>17, 18</sup>       |           |   | •      |
| DV <sub>DD</sub> Current                                | 1.2       | $DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}, \text{ Core CLK} = 1.57 \text{ MHz}$  | mA max |
|   | 750       | $DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Core CLK} = 1.57 \text{ MHz}$    | μA typ |
| AV <sub>DD</sub> Current                                | 140       | Measured @ $AV_{DD} = 5.25 \text{ V}$ , Core CLK = 1.57 MHz                         |        |
| DV <sub>DD</sub> Current                                | 2         | $DV_{DD} = 4.75 \text{ V to } 5.25 \text{ V}, \text{ Core CLK} = 12.58 \text{ MHz}$ | mA typ |
|   | 1         | $DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Core CLK} = 12.58 \text{ MHz}$   | mA typ |
| AV <sub>DD</sub> Current                                | 140       | Measured at $AV_{DD} = 5.25 \text{ V}$ , Core CLK = 12.58 MHz                       | μA typ |
| Power Supply Currents Power-Down Mode <sup>17, 18</sup> |           | Core CLK = 1.57 MHz or 12.58 MHz  | . 01   |
| DV <sub>DD</sub> Current                                | 50        | $DV_{DD} = 4.75 \text{ V}$ to 5.25 V, Osc. On, TIC On                               | μA max |
|   | 20        | $DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Osc. On, TIC On}$                | μA max |
| AV <sub>DD</sub> Current                                | 1         | Measured at $AV_{DD} = 5.25 \text{ V}$ , Osc. On or Osc. Off                        | μA max |
| DV <sub>DD</sub> Current                                | 20        | $DV_{DD} = 4.75 \text{ V}$ to 5.25 V, Osc. Off                                      | μA max |
|   | 5         | $DV_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Osc. Off}$                       | μA typ |
| Typical Additional Power Supply Currents                |           | Core CLK = 1.57 MHz, $AV_{DD} = DV_{DD} = 5 \text{ V}$                              |        |
| (AI <sub>DD</sub> and DI <sub>DD</sub> )                |           |   |        |
| PSM Peripheral  | 50        |   | μA typ |
| Primary ADC   | 1         |   | mA typ |
| Auxiliary ADC   | 500       |   | μA typ |
| DAC   | 150       |   | μA typ |
| <b>Dual Current Sources</b>                             | 400       |   | μA typ |

#### NOTES

 $V_{REF}$  = REFIN(+) to REFIN(-) voltage and  $V_{REF}$  = 1.25 V when internal ADC  $V_{REF}$  is selected.

RN = decimal equivalent of RN2, RN1, RN0,

e.g.,  $V_{REF}=2.5~{\rm V}$  and RN2, RN1, RN0 = 1, 1, 0 the Range<sub>ADC</sub> =  $\pm 1.28~{\rm V}$ .

In unipolar mode the effective range is 0 V to 1.28 V in our example.

- <sup>10</sup> 1.25 V is used as the reference voltage to the ADC when internal V<sub>REF</sub> is selected via XREF0 and XREF1 bits in ADC0CON and ADC1CON respectively.
- <sup>11</sup> In bipolar mode, the Auxiliary ADC can only be driven to a minimum of  $A_{GND} 30$  mV as indicated by the Auxiliary ADC absolute AIN voltage limits. The bipolar range is still  $-V_{REF}$ ; however, the negative voltage is limited to -30 mV.
- <sup>12</sup> Pins configured in SPI mode, pins configured as digital inputs during this test.

<sup>13</sup>Pins configured in High Current Output mode only.

- 14 Flash/EE Memory Reliability Characteristics apply to both the Flash/EE program memory and Flash/EE data memory.
- <sup>15</sup> Endurance is qualified to 100 Kcycles as per JEDEC Std. 22 method A117 and measured at -40°C, +25°C and +85°C, typical endurance at 25°C is 700 Kcycles.
- <sup>16</sup> Retention lifetime equivalent at junction temperature (T<sub>j</sub>) = 55°C as per JEDEC Std. 22, Method A117. Retention lifetime based on an activation energy of 0.6eV will derate with junction temperature as shown in Figure 27 in the Flash/EE Memory description section of this data sheet.

<sup>17</sup>Power Supply current consumption is measured in Normal, Idle, and Power-Down Modes under the following conditions:

Normal Mode: Reset = 0.4 V, Digital I/O pins = open circuit, Core Clk changed via CD bits in PLLCON, Core Executing internal software loop.

Idle Mode: Reset = 0.4 V, Digital I/O pins = open circuit, Core Clk changed via CD bits in PLLCON, PCON.0 = 1, Core Execution suspended in idle mode.

Power-Down Mode: Reset = 0.4 V, All P0 pins and P1.2-P1.7 pins = 0.4 V, All other digital I/O pins are open circuit, Core Clk changed via CD bits in PLLCON, PCON.1 = 1, Core Execution suspended in power-down mode, OSC turned ON or OFF via OSC\_PD bit (PLLCON.7) in PLLCON SFR.

<sup>18</sup>DV<sub>DD</sub> power supply current will increase typically by 3 mA (3 V operation) and 10 mA (5 V operation) during a Flash/EE memory program or erase cycle. Specifications subject to change without notice

<sup>&</sup>lt;sup>1</sup>Temperature Range -40°C to +85°C.

<sup>&</sup>lt;sup>2</sup>These numbers are not production tested but are guaranteed by Design and/or Characterization data on production release.

<sup>&</sup>lt;sup>3</sup>System Zero-Scale Calibration can remove this error.

 $<sup>^4</sup>$ The primary ADC is factory calibrated at 25°C with AV<sub>DD</sub> = DV<sub>DD</sub> = 5 V yielding this full-scale error of 10 μV. If user power supply or temperature conditions are significantly different than these, an Internal Full-Scale Calibration will restore this error to 10 μV. A system zero-scale and full-scale calibration will remove this error altogether.

<sup>&</sup>lt;sup>5</sup>Gain Error Drift is a span drift. To calculate Full-Scale Error Drift, add the Offset Error Drift to the Gain Error Drift times the full-scale input.

 $<sup>^6</sup>$ The auxiliary ADC is factory calibrated at 25°C with AV<sub>DD</sub> = DV<sub>DD</sub> = 5 V yielding this full-scale error of -2.5 LSB. A system zero-scale and full-scale calibration will remove this error altogether.

<sup>&</sup>lt;sup>7</sup>DAC linearity and AC Specifications are calculated using:

reduced code range of 48 to 4095, 0 to  $V_{\text{REF}}$ ,

reduced code range of 48 to 3995, 0 to  $V_{\rm DD}$ .

<sup>&</sup>lt;sup>8</sup>Gain Error is a measure of the span error of the DAC.

 $<sup>^9</sup>$ In general terms, the bipolar input voltage range to the primary ADC is given by Range<sub>ADC</sub> =  $\pm (V_{REF} \ 2^{RN})/125$ , where:

### ADuC834

# TIMING SPECIFICATIONS 1, 2, 3 (AV<sub>DD</sub> = 2.7 V to 3.6 V or 4.75 V to 5.25 V, DV<sub>DD</sub> = 2.7 V to 3.6 V or 4.75 V to 5.25 V; all specifications $T_{MIN}$ to $T_{MAX}$ unless otherwise noted.)

|                  |   | 32.768 kF | Iz Externa | l Crystal |      |        |
|------------------|---|-----------|------------|-----------|------|--------|
| Parameter        |   | Min       | Тур        | Max       | Unit | Figure |
| CLOCK INP        | UT (External Clock Driven XTAL1)          |           |            |           |      |        |
| $t_{CK}$         | XTAL1 Period                              |           | 30.52      |           | μs   | 1      |
| $t_{CKL}$        | XTAL1 Width Low                           |           | 15.16      |           | μs   | 1      |
| $t_{CKH}$        | XTAL1 Width High                          |           | 15.16      |           | μs   | 1      |
| $t_{CKR}$        | XTAL1 Rise Time                           |           | 20         |           | ns   | 1      |
| $t_{CKF}$        | XTAL1 Fall Time                           |           | 20         |           | ns   | 1      |
| $1/t_{\rm CORE}$ | ADuC834 Core Clock Frequency <sup>4</sup> | 0.098     |            | 12.58     | MHz  |        |
| $t_{CORE}$       | ADuC834 Core Clock Period <sup>5</sup>    |           | 0.636      |           | μs   |        |
| $t_{CYC}$        | ADuC834 Machine Cycle Time <sup>6</sup>   | 0.95      | 7.6        | 122.45    | μs   |        |

#### NOTES

<sup>&</sup>lt;sup>6</sup>ADuC834 Machine Cycle Time is nominally defined as 12/Core\_CLK.




Figure 1. XTAL1 Input




Figure 2. Timing Waveform Characteristics

 $<sup>^1</sup>$ AC inputs during testing are driven at DV<sub>DD</sub> – 0.5 V for a Logic 1, and 0.45 V for a Logic 0. Timing measurements are made at V<sub>IH</sub> min for a Logic 1, and V<sub>IL</sub> max for a Logic 0 as shown in Figure 2.

<sup>&</sup>lt;sup>2</sup>For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs as shown in Figure 2.

 $<sup>^3</sup>C_{LOAD}$  for Port0, ALE, PSEN outputs = 100 pF;  $C_{LOAD}$  for all other outputs = 80 pF unless otherwise noted.

<sup>&</sup>lt;sup>4</sup>ADuC834 internal PLL locks onto a multiple (384 times) the external crystal frequency of 32.768 kHz to provide a Stable 12.583 MHz internal clock for the system. The core can operate at this frequency or at a binary submultiple called Core\_Clk, selected via the PLLCON SFR.

<sup>&</sup>lt;sup>5</sup>This number is measured at the default Core\_Clk operating frequency of 1.57 MHz.

# ADuC834

|               |                                    | 12.58 MH | z Core_Clk | Variable (              | Core_Clk                |      |        |
|---------------|------------------------------------|----------|------------|-------------------------|-------------------------|------|--------|
| Paramete      | er                                 | Min      | Max        | Min                     | Max                     | Unit | Figure |
| EXTERN        | IAL PROGRAM MEMORY                 |          |            |                         |                         |      |        |
| $t_{LHLL}$    | ALE Pulsewidth                     | 119      |            | 2t <sub>CORE</sub> - 40 |                         | ns   | 3      |
| $t_{ m AVLL}$ | Address Valid to ALE Low           | 39       |            | t <sub>CORE</sub> - 40  |                         | ns   | 3      |
| $t_{LLAX}$    | Address Hold after ALE Low         | 49       |            | t <sub>CORE</sub> - 30  |                         | ns   | 3      |
| $t_{LLIV}$    | ALE Low to Valid Instruction In    |          | 218        |                         | $4t_{CORE} - 100$       | ns   | 3      |
| $t_{LLPL}$    | ALE Low to PSEN Low                | 49       |            | t <sub>CORE</sub> - 30  |                         | ns   | 3      |
| $t_{PLPH}$    | PSEN Pulsewidth                    | 193      |            | 3t <sub>CORE</sub> - 45 |                         | ns   | 3      |
| $t_{PLIV}$    | PSEN Low to Valid Instruction In   |          | 133        |                         | $3t_{\rm CORE}$ – $105$ | ns   | 3      |
| $t_{PXIX}$    | Input Instruction Hold after PSEN  | 0        |            | 0                       |                         | ns   | 3      |
| $t_{PXIZ}$    | Input Instruction Float after PSEN |          | 54         |                         | $t_{\rm CORE}$ – 25     | ns   | 3      |
| $t_{AVIV}$    | Address to Valid Instruction In    |          | 292        |                         | $5t_{\rm CORE} - 105$   | ns   | 3      |
| $t_{PLAZ}$    | PSEN Low to Address Float          |          | 25         |                         | 25                      | ns   | 3      |
| $t_{PHAX}$    | Address Hold after PSEN High       | 0        |            | 0                       |                         | ns   | 3      |




Figure 3. External Program Memory Read Cycle

# ADuC834

|               |                                | 12.58 MF | Iz Core_Clk | Variable (               | Core_Clk                 |      |        |
|---------------|--------------------------------|----------|-------------|--------------------------|--------------------------|------|--------|
| Parameter     |                                | Min      | Max         | Min                      | Max                      | Unit | Figure |
| EXTERNA       | L DATA MEMORY READ CYCLE       |          |             |                          |                          |      |        |
| $t_{RLRH}$    | RD Pulsewidth                  | 377      |             | $6t_{CORE} - 100$        |                          | ns   | 4      |
| $t_{ m AVLL}$ | Address Valid after ALE Low    | 39       |             | t <sub>CORE</sub> - 40   |                          | ns   | 4      |
| $t_{LLAX}$    | Address Hold after ALE Low     | 44       |             | t <sub>CORE</sub> - 35   |                          | ns   | 4      |
| $t_{RLDV}$    | RD Low to Valid Data In        |          | 232         |                          | $5t_{CORE} - 165$        | ns   | 4      |
| $t_{RHDX}$    | Data and Address Hold after RD | 0        |             | 0                        |                          | ns   | 4      |
| $t_{ m RHDZ}$ | Data Float after <i>RD</i>     |          | 89          |                          | $2t_{CORE} - 70$         | ns   | 4      |
| $t_{LLDV}$    | ALE Low to Valid Data In       |          | 486         |                          | 8t <sub>CORE</sub> - 150 | ns   | 4      |
| $t_{ m AVDV}$ | Address to Valid Data In       |          | 550         |                          | $9t_{CORE} - 165$        | ns   | 4      |
| $t_{ m LLWL}$ | ALE Low to RD Low              | 188      | 288         | $3t_{CORE} - 50$         | $3t_{CORE} + 50$         | ns   | 4      |
| $t_{AVWL}$    | Address Valid to RD Low        | 188      |             | 4t <sub>CORE</sub> - 130 |                          | ns   | 4      |
| $t_{RLAZ}$    | RD Low to Address Float        |          | 0           |                          | 0                        | ns   | 4      |
| $t_{WHLH}$    | RD High to ALE High            | 39       | 119         | t <sub>CORE</sub> - 40   | $t_{\rm CORE} + 40$      | ns   | 4      |

# CORE\_CLK \_\_\_\_\_\_




Figure 4. External Data Memory Read Cycle

### ADuC834

|               |                                | 12.58 MF | Iz Core_Clk | Variable Co              | ore_Clk          |      |        |
|---------------|--------------------------------|----------|-------------|--------------------------|------------------|------|--------|
| Parameter     |                                | Min      | Max         | Min                      | Max              | Unit | Figure |
| EXTERNA       | L DATA MEMORY WRITE CYCLE      |          |             |                          |                  |      |        |
| $t_{WLWH}$    | WR Pulsewidth                  | 377      |             | 6t <sub>CORE</sub> - 100 |                  | ns   | 5      |
| $t_{ m AVLL}$ | Address Valid after ALE Low    | 39       |             | t <sub>CORE</sub> - 40   |                  | ns   | 5      |
| $t_{LLAX}$    | Address Hold after ALE Low     | 44       |             | t <sub>CORE</sub> - 35   |                  | ns   | 5      |
| $t_{ m LLWL}$ | ALE Low to WR Low              | 188      | 288         | 3t <sub>CORE</sub> - 50  | $3t_{CORE} + 50$ | ns   | 5      |
| $t_{AVWL}$    | Address Valid to WR Low        | 188      |             | 4t <sub>CORE</sub> - 130 |                  | ns   | 5      |
| $t_{QVWX}$    | Data Valid to WR Transition    | 29       |             | t <sub>CORE</sub> - 50   |                  | ns   | 5      |
| $t_{QVWH}$    | Data Setup before WR           | 406      |             | 7t <sub>CORE</sub> - 150 |                  | ns   | 5      |
| $t_{ m WHQX}$ | Data and Address Hold after WR | 29       |             | t <sub>CORE</sub> - 50   |                  | ns   | 5      |
| $t_{WHLH}$    | WR High to ALE High            | 39       | 119         | t <sub>CORE</sub> - 40   | $t_{CORE} + 40$  | ns   | 5      |

# CORE\_CLK \_\_\_\_\_\_\_




Figure 5. External Data Memory Write Cycle

# ADuC834

|               |                              | 12.58 | MHz Co | re_Clk | v                    | ariable Core_C   | lk  |      |        |
|---------------|------------------------------|-------|--------|--------|----------------------|------------------|-----|------|--------|
| Parameter     | •                            | Min   | Тур    | Max    | Min                  | Тур              | Max | Unit | Figure |
| UART TIN      | MING (Shift Register Mode)   |       |        |        |                      |                  |     |      |        |
| $t_{XLXL}$    | Serial Port Clock Cycle Time |       | 0.95   |        |                      | $12t_{\rm CORE}$ |     | μs   | 6      |
| $t_{QVXH}$    | Output Data Setup to Clock   | 662   |        |        | 10t <sub>CORE</sub>  | - 133            |     | ns   | 6      |
| $t_{ m DVXH}$ | Input Data Setup to Clock    | 292   |        |        | 2t <sub>CORE</sub> + | - 133            |     | ns   | 6      |
| $t_{XHDX}$    | Input Data Hold after Clock  | 0     |        |        | 0                    |                  |     | ns   | 6      |
| $t_{XHQX}$    | Output Data Hold after Clock | 42    |        |        | 2t <sub>CORE</sub> - | 117              |     | ns   | 6      |




Figure 6. UART Timing in Shift Register Mode

# ADuC834

| Parameter          | r  | Min | Тур | Max | Unit | Figure |
|--------------------|--|-----|-----|-----|------|--------|
| SPI MAST           | TER MODE TIMING (CPHA = 1)               |     |     |     |      |        |
| $t_{\rm SL}$       | SCLOCK Low Pulsewidth*                   |     | 630 |     | ns   | 7      |
| $t_{SH}$           | SCLOCK High Pulsewidth*                  |     | 630 |     | ns   | 7      |
| $t_{\mathrm{DAV}}$ | Data Output Valid after SCLOCK Edge      |     |     | 50  | ns   | 7      |
| $t_{DSU}$          | Data Input Setup Time before SCLOCK Edge | 100 |     |     | ns   | 7      |
| $t_{ m DHD}$       | Data Input Hold Time after SCLOCK Edge   | 100 |     |     | ns   | 7      |
| $t_{\mathrm{DF}}$  | Data Output Fall Time                    |     | 10  | 25  | ns   | 7      |
| $t_{DR}$           | Data Output Rise Time                    |     | 10  | 25  | ns   | 7      |
| $t_{SR}$           | SCLOCK Rise Time                         |     | 10  | 25  | ns   | 7      |
| $t_{SF}$           | SCLOCK Fall Time                         |     | 10  | 25  | ns   | 7      |

#### NOTE




Figure 7. SPI Master Mode Timing (CPHA = 1)

<sup>\*</sup>Characterized under the following conditions:

a. Core clock divider bits CD2, CD1, and CD0 bits in PLLCON SFR set to 0, 1, and 1 respectively, i.e., core clock frequency = 1.57 MHz and b. SPI bit-rate selection bits SPR1 and SPR0 bits in SPICON SFR set to 0 and 0 respectively.

# ADuC834

| Parameter         | •  | Min | Тур | Max | Unit | Figure |
|-------------------|--|-----|-----|-----|------|--------|
| SPI MAST          | ER MODE TIMING (CPHA = 0)                |     |     |     |      |        |
| $t_{\mathrm{SL}}$ | SCLOCK Low Pulsewidth*                   |     | 630 |     | ns   | 8      |
| $t_{SH}$          | SCLOCK High Pulsewidth*                  |     | 630 |     | ns   | 8      |
| $t_{DAV}$         | Data Output Valid after SCLOCK Edge      |     |     | 50  | ns   | 8      |
| $t_{ m DOSU}$     | Data Output Setup before SCLOCK Edge     |     |     | 150 | ns   | 8      |
| $t_{ m DSU}$      | Data Input Setup Time before SCLOCK Edge | 100 |     |     | ns   | 8      |
| $t_{ m DHD}$      | Data Input Hold Time after SCLOCK Edge   | 100 |     |     | ns   | 8      |
| $t_{ m DF}$       | Data Output Fall Time                    |     | 10  | 25  | ns   | 8      |
| $t_{DR}$          | Data Output Rise Time                    |     | 10  | 25  | ns   | 8      |
| $t_{SR}$          | SCLOCK Rise Time                         |     | 10  | 25  | ns   | 8      |
| $t_{SF}$          | SCLOCK Fall Time                         |     | 10  | 25  | ns   | 8      |

#### NOTE




Figure 8. SPI Master Mode Timing (CPHA = 0)

<sup>\*\*</sup>Characterized under the following conditions:

a. Core clock divider bits CD2, CD1 and CD0 bits in PLLCON SFR set to 0, 1, and 1 respectively, i.e., core clock frequency = 1.57 MHz and b. SPI bit-rate selection bits SPR1 and SPR0 bits in SPICON SFR set to 0 and 0 respectively.

# ADuC834

| Parameter                        |  |     | Тур | Max | Unit | Figure |
|----------------------------------|--|-----|-----|-----|------|--------|
| SPI SLAVE MODE TIMING (CPHA = 1) |  |     |     |     |      |        |
| $t_{SS}$                         | SS to SCLOCK Edge                        | 0   |     |     | ns   | 9      |
| $t_{\rm SL}$                     | SCLOCK Low Pulsewidth                    |     | 330 |     | ns   | 9      |
| $t_{SH}$                         | SCLOCK High Pulsewidth                   |     | 330 |     | ns   | 9      |
| $t_{\mathrm{DAV}}$               | Data Output Valid after SCLOCK Edge      |     |     | 50  | ns   | 9      |
| $t_{DSU}$                        | Data Input Setup Time before SCLOCK Edge | 100 |     |     | ns   | 9      |
| $t_{ m DHD}$                     | Data Input Hold Time after SCLOCK Edge   | 100 |     |     | ns   | 9      |
| $t_{\mathrm{DF}}$                | Data Output Fall Time                    |     | 10  | 25  | ns   | 9      |
| $t_{DR}$                         | Data Output Rise Time                    |     | 10  | 25  | ns   | 9      |
| $t_{SR}$                         | SCLOCK Rise Time                         |     | 10  | 25  | ns   | 9      |
| $t_{SF}$                         | SCLOCK Fall Time                         |     | 10  | 25  | ns   | 9      |
| $t_{SFS}$                        | SS High after SCLOCK Edge                | 0   |     |     | ns   | 9      |




Figure 9. SPI Slave Mode Timing (CPHA = 1)

# ADuC834

| Parameter          |  |     | Тур | Max | Unit | Figure |
|--------------------|--|-----|-----|-----|------|--------|
| SPI SLAV           | SPI SLAVE MODE TIMING (CPHA = 0)         |     |     |     |      |        |
| $t_{SS}$           | SS to SCLOCK Edge                        | 0   |     |     | ns   | 10     |
| $t_{\mathrm{SL}}$  | SCLOCK Low Pulsewidth                    |     | 330 |     | ns   | 10     |
| $t_{SH}$           | SCLOCK High Pulsewidth                   |     | 330 |     | ns   | 10     |
| $t_{\mathrm{DAV}}$ | Data Output Valid after SCLOCK Edge      |     |     | 50  | ns   | 10     |
| $t_{ m DSU}$       | Data Input Setup Time before SCLOCK Edge | 100 |     |     | ns   | 10     |
| $t_{ m DHD}$       | Data Input Hold Time after SCLOCK Edge   | 100 |     |     | ns   | 10     |
| $t_{ m DF}$        | Data Output Fall Time                    |     | 10  | 25  | ns   | 10     |
| $t_{\mathrm{DR}}$  | Data Output Rise Time                    |     | 10  | 25  | ns   | 10     |
| $t_{SR}$           | SCLOCK Rise Time                         |     | 10  | 25  | ns   | 10     |
| $t_{SF}$           | SCLOCK Fall Time                         |     | 10  | 25  | ns   | 10     |
| $t_{SSR}$          | SS to SCLOCK Edge                        |     |     | 50  | ns   | 10     |
| $t_{ m DOSS}$      | Data Output Valid after SS Edge          |     |     | 20  | ns   | 10     |
| $t_{SFS}$          | SS High after SCLOCK Edge                | 0   |     |     | ns   | 10     |




Figure 10. SPI Slave Mode Timing (CPHA = 0)


### ADuC834

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$ 

<sup>&</sup>lt;sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# PIN CONFIGURATION 52-Lead MQFP



#### **ORDERING GUIDE**

| Model     | Temperature    | Package                       | Package |
|-----------|----------------|-------------------------------|---------|
|           | Range          | Description                   | Option  |
| ADuC834BS | -40°C to +85°C | 52-Lead Plastic Quad Flatpack | S-52    |

| QuickStart Development System<br>Model | Description   |
|--|---|
| EVAL-ADUC834QS                         | Development System for the ADuC834 MicroConverter, Containing Evaluation Board Serial Port Cable Windows® Serial Downloader (WSD) Windows Debugger/Emulator (with C source DeBug) Windows ADuC834 Simulator (ADSIM) Windows ADC Analysis Software Program (WASP) 8051 Assembler (Metalink) Example Code Documentation |

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADuC834 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




Windows is a registered trademark of Microsoft Corporation.

<sup>&</sup>lt;sup>2</sup>AGND and DGND are shorted internally on the ADuC834.

<sup>&</sup>lt;sup>3</sup>Applies to P1.2 to P1.7 pins operating in analog or digital input modes.

#### **ADuC834 DETAILED BLOCK DIAGRAM**



\* SHADED AREAS REPRESENT THE NEW FEATURES OF THE ADUC834 OVER THE ADUC824

Figure 11. ADuC834 Detailed Block Diagram

#### **ADuC834 PIN BY PIN FUNCTION DESCRIPTION**

| Pin No. | Mnemonic       | Type* | Description   |
|---------|----------------|-------|---|
| 1, 2    | P1.0/P1.1      | I/O   | P1.0 and P1.1 can function as a digital inputs or digital outputs and have a pull-up configuration as described below for Port 3. P1.0 and P1.1 have an increased current drive sink capability of 10 mA.   |
|         | P1.0/T2/PWM0   | I/O   | P1.0 and P1.1 also have various secondary functions as described below. P1.0 can also be used to provide a clock input to Timer 2. When Enabled, counter 2 is incremented in response to a negative transition on the T2 input pin. If the PWM is enabled then the PWM0 output will appear at this pin. |
|         | P1.1/T2EX/PWM1 | I/O   | P1.1 can also be used to provide a control input to Timer 2. When Enabled, a negative transition on the T2EX input pin will cause a Timer 2 capture or reload event.  If the PWM is enabled then the PWM1 output will appear at this pin.   |

# ADuC834

| Pin No.                  | Mnemonic  | Type*                     | Description  |
|--------------------------|---|---------------------------|--|
| 3-4, 9-12                | P1.2-P1.7   | I                         | Port 1.2 to Port 1.7 have no digital output driver; they can function as a digital input for which '0' must be written to the port bit. As a digital input, these pins must be driven high or low externally.  These pins also have the following analog functionality:  |
|                          | P1.2/DAC/IEXC1  | I/O                       | The voltage output from the DAC or one or both current sources (200 μA or 2 x 200 μA) can be configured to appear at this pin.   |
|                          | P1.3/AIN5/IEXC2<br>P1.4/AIN1<br>P1.5/AIN2<br>P1.6/AIN3<br>P1.7/AIN4/DAC | I/O<br>I<br>I<br>I<br>I/O | Auxiliary ADC Input or one or both current sources can be configured at this pin. Primary ADC, Positive Analog Input Primary ADC, Negative Analog Input Auxiliary ADC Input or muxed Primary ADC, Positive Analog Input Auxiliary ADC Input or muxed Primary ADC, Negative Analog Input Auxiliary ADC Input or muxed Primary ADC, Negative Analog Input. The voltage output from the DAC can also be configured to appear at this pin.                 |
| 5<br>6                   | AV <sub>DD</sub><br>AGND  | S<br>S                    | Analog Supply Voltage, 3 V or 5 V<br>Analog Ground. Ground reference pin for the analog circuitry.   |
| 7<br>8                   | REFIN(-)<br>REFIN(+)  | I                         | Reference input, negative terminal. Reference input, positive terminal.  |
| 13<br>14                 | SS<br>MISO  | I<br>I/O                  | Slave Select Input for the SPI Interface. A weak pull-up is present on this pin. Master Input/Slave Output for the SPI Interface. There is a weak pull-up on this input pin.   |
| 15                       | RESET   | I                         | Reset Input. A high level on this pin for 16 core clock cycles while the oscillator is running resets the device. There is an internal weak pull-down and a Schmitt trigger input stage on this pin.   |
| 16–19,<br>22-25          | P3.0-P3.7   | I/O                       | P3.0–P3.7 are bidirectional port pins with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 3 pins being pulled externally low will source current because of the internal pull-up resistors. When driving a 0-to-1 output transition, a strong pull-up is active for two core clock periods of the instruction cycle. |
|                          | P3.0/RXD  | I/O                       | Port 3 pins also have various secondary functions described below.<br>Receiver Data for UART serial Port   |
|                          | P3.1/TXD<br>  P3.2/ <i>INT0</i>   | I/O<br>I/O                | Transmitter Data for UART serial Port  External Interrupt 0. This pin can also be used as a gate control input to Timer0.  |
|                          | P3.3//NT1<br>P3.4/T0  | I/O<br>I/O                | External Interrupt 1. This pin can also be used as a gate control input to Timer1. Timer/Counter 0 External Input  |
|                          | P3.5/T1<br>  P3.6/ <i>WR</i>  | I/O<br>I/O                | Timer/Counter 1 External Input External Data Memory Write Strobe. Latches the data byte from Port 0 into an  |
|                          | P3.7/ <i>RD</i>   | I/O                       | external data memory. External Data Memory Read Strobe. Enables the data from an external data memory to Port 0.   |
| 20, 34, 48<br>21, 35, 47 | DV <sub>DD</sub><br>DGND  | S<br>S                    | Digital supply, $3\ V$ or $5\ V$ . Digital ground, ground reference point for the digital circuitry.   |
| 26                       | SCLOCK/D0   | I/O                       | Serial interface clock for the SPI interface. As an input this pin is a Schmitt triggered input and a weak internal pull-up is present on this pin unless it is outputting logic low.  |
| 27                       | MOSI/D1   | I/O                       | This pin can also be controlled directly in software as a digital output pin. Serial master output/slave input data for the SPI interface. A weak internal pull-up is present on this pin unless it is outputting logic low. This pin can also be controlled directly in software as a digital output pin.   |

### ADuC834

| Pin No.        | Mnemonic                            | Type*  | Description  |
|----------------|-------------------------------------|--------|--|
| 28-31<br>36-39 | P2.0-P2.7<br>(A8-A15)<br>(A16-A23)  | I/O    | Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, Port 2 pins being pulled externally low will source current because of the internal pull-up resistors.  Port 2 emits the high order address bytes during fetches from external program memory and middle and high order address bytes during accesses to the 24-bit external data memory space.  |
| 32<br>33       | XTAL1<br>XTAL2                      | I<br>O | Input to the crystal oscillator inverter.  Output from the crystal oscillator inverter. (see page 68 for description)  |
| 40             | EA                                  | I/O    | External Access Enable, Logic Input. When held high, this input enables the device to fetch code from internal program memory locations 0000h to F800h. When held low this input enables the device to fetch all instructions from external program memory. To determine the mode of code execution, i.e., internal or external, the <i>EA</i> pin is sampled at the end of an external RESET assertion or as part of a device power cycle. <i>EA</i> may also be used as an external emulation I/O pin and therefore the voltage level at this pin must not be changed during normal mode operation as it may cause an emulation interrupt that will halt code execution. |
| 41             | PSEN                                | O      | Program Store Enable, Logic Output. This output is a control signal that enables the external program memory to the bus during external fetch operations. It is active every six oscillator periods except during external data memory accesses. This pin remains high during internal program execution. <i>PSEN</i> can also be used to enable serial download mode when pulled low through a resistor at the end of an external RESET assertion or as part of a device power cycle.   |
| 42             | ALE                                 | О      | Address Latch Enable, Logic Output. This output is used to latch the low byte (and page byte for 24-bit data address space accesses) of the address to external memory during external code or data memory access cycles. It is activated every six oscillator periods except during an external data memory access. It can be disabled by setting the PCON.4 bit in the PCON SFR.   |
| 43–46<br>49–52 | P0.0-P0.7<br>(AD0-AD3)<br>(AD4-AD7) | I/O    | P0.0–P0.7, these pins are part of Port0 which is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and in that state can be used as high impedance inputs. An external pull-up resistor will be required on P0 outputs to force a valid logic high level externally. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-ups when emitting 1s.   |

<sup>\*</sup>I = Input, O = Output, S = Supply.

<sup>1.</sup> In the following descriptions, SET implies a Logic 1 state and CLEARED implies a Logic 0 state unless otherwise stated.

2. In the following descriptions, SET and CLEARED also imply that the bit is set or automatically cleared by the ADuC834 hardware unless otherwise stated.

3. User software should not write 1s to reserved or unimplemented bits as they may be used in future products.

#### MEMORY ORGANIZATION

The ADuC834 contains 4 different memory blocks namely:

- 62kBytes of On-Chip Flash/EE Program Memory
- 4kBytes of On-Chip Flash/EE Data Memory
- 256 Bytes of General Purpose RAM
- 2kBytes of Internal XRAM

#### (1) Flash/EE Program Memory

The ADuC834 provides 62kBytes of Flash/EE program memory to run user code. The user can choose to run code from this internal memory or run code from an external program memory.

If the user applies power or resets the device while the *EA* pin is pulled low, the part will execute code from the external program space, otherwise the part defaults to code execution from its internal 62kBytes of Flash/EE program memory. Unlike the ADuC824, where code execution can overflow from the internal code space to external code space once the PC becomes greater than 1FFFh, the ADuC834 does not support the rollover from F7FFh in internal code space to F800h in external code space. Instead the 2048 bytes between F800h and FFFFh will appear as NOP instructions to user code. This internal code space can be downloaded via the UART serial port while the device is in-circuit.

56kBytes of the program memory can be repogrammed during runtime hence the code space can be upgraded in the field using a user defined protocol or it can be used as a data memory. This will be discussed in more detail in the Flash/EE Memory section of the datasheet.

#### (2) Flash/EE Data Memory

4kBytes of Flash/EE Data Memory are available to the user and can be accessed indirectly via a group of control registers mapped into the Special Function Register (SFR) area. Access to the Flash/EE Data memory is discussed in detail later as part of the Flash/EE memory section in this data sheet.

#### (3) General Purpose RAM

The general purpose RAM is divided into two seperate memories, namely the upper and the lower 128 bytes of RAM. The lower 128 bytes of RAM can be accessed through direct or indirect addressing while the upper 128 bytes of RAM can only be accessed through indirect addressing as it shares the same address space as the SFR space which can only be accessed through direct addressing.

The lower 128 bytes of internal data memory are mapped as shown in Figure 12. The lowest 32 bytes are grouped into four banks of eight registers addressed as R0 through R7. The next 16 bytes (128 bits), locations 20Hex through 2FHex above the register banks, form a block of directly addressable bit locations at bit addresses 00H through 7FH. The stack can be located anywhere in the internal memory address space, and the stack depth can be expanded up to 2048 bytes. Reset initializes the stack pointer to location 07 hex and increments it once before loading the stack to start from locations 08 hex which is also the first register (R0) of register bank 1. Thus,

if one is going to use more than one register bank, the stack pointer should be initialized to an area of RAM not used for data storage.




Figure 12. Lower 128 Bytes of Internal Data Memory

The ADuC834 contains 2048 bytes of internal XRAM, 1792 bytes of which can be configured to be used as an extended 11-bit stack pointer.

By default the stack will operate exactly like an 8052 in that it will rollover from FFh to 00h in the general purpose RAM. On the ADuC834 however it is possible (by setting CFG834.7) to enable the 11-bit extended stack pointer. In this case the stack will rollover from FFh in RAM to 0100h in XRAM.

The 11-bit stack pointer is visable in the SP and SPH SFRs. The SP SFR is located at 81h as with a standard 8052. The SPH SFR is located at B7h. The 3 LSBs of this SFR contain the 3 extra bits necessary to extend the 8-bit stack pointer into an 11-bit stack pointer.




Figure 13. Extended Stack Pointer Operation

### ADuC834

#### **External Data Memory (External XRAM)**

Just like a standard 8051 compatible core the ADuC834 can access external data memory using a MOVX instruction. The MOVX instruction automatically outputs the various control strobes required to access the data memory.

The ADuC834 however, can access up to 16MBytes of extrenal data memory. This is an enhancement of the 64kBytes external data memory space available on a standard 8051 compatible core.

The external data memory is discussed in more detail in the ADuC834 Hardware Design Considerations section.

#### **Internal XRAM**

2kBytes of on-chip data memory exist on the ADuC834. This memory although on-chip is also accessed via the MOVX instruction. The 2kBytes of internal XRAM are mapped into the bottom 2kBytes of the external address space if the CFG834.0 bit is set, otherwise access to the external data memory will occur just like a standard 8051.

Even with the CFG834.0 bit set access to the external XRAM will occur once the 24 bit DPTR is greater than 0007FFH.

When accessing the internal XRAM the P0, P2 port pins as well as the RD and WR strobes will not be output as per a standard 8051 MOVX instruction. This allows the user to use these port pins as standard I/O.




Figure 14. Internal and External XRAM

#### **SPECIAL FUNCTION REGISTERS (SFRs)**

The SFR space is mapped into the upper 128 bytes of internal data memory space and accessed by direct addressing only. It provides an interface between the CPU and all on chip peripherals. A block diagram showing the programming model of the ADuC834 via the SFR area is shown in Figure 15.

All registers except the Program Counter (PC) and the four general-purpose register banks, reside in the SFR area. The SFR registers include control, configuration, and data registers that provide an interface between the CPU and all on-chip peripherals.




Figure 15. Programming Model

#### **Accumulator SFR (ACC)**

ACC is the Accumulator register and is used for math operations including addition, subtraction, integer multiplication and division, and Boolean bit manipulations. The mnemonics for accumulator-specific instructions refer to the Accumulator as A.

#### B SFR (B)

The B register is used with the ACC for multiplication and division operations. For other instructions it can be treated as a general-purpose scratchpad register.

#### **Stack Pointer (SP and SPH)**

The SP SFR is the stack pointer and is used to hold an internal RAM address that is called the 'top of the stack.' The SP register is incremented before data is stored during PUSH and CALL executions. While the Stack may reside anywhere in on-chip RAM, the SP register is initialized to 07H after a reset. This causes the stack to begin at location 08H.

As mentioned earlier the ADuC834 offers an extended 11-bit stack pointer. The 3 extra bits to make up the 11-bit stack pointer are the 3 LSBs of the SPH byte located at B7h.

#### **Data Pointer (DPTR)**

The Data Pointer is made up of three 8-bit registers, named DPP (page byte), DPH (high byte) and DPL (low byte). These are used to provide memory addresses for internal and external code access and external data access. It may be manipulated as a 16-bit register (DPTR = DPH, DPL), although INC DPTR instructions will automatically carry over to DPP, or as three independent 8-bit registers (DPP, DPH, DPL). The ADuC834 supports dual data pointers. Refer to the Dual Data Pointer section later in this datasheet.

#### **Program Status Word (PSW)**

The PSW SFR contains several bits reflecting the current status of the CPU as detailed in Table I.

| SFR Address            | D0H |
|------------------------|-----|
| Power ON Default Value | 00H |
| Bit Addressable        | Yes |

**Table I. PSW SFR Bit Designations** 

| Bit | Name | Description               |
|-----|------|---------------------------|
| 7   | CY   | Carry Flag                |
| 6   | AC   | Auxiliary Carry Flag      |
| 5   | F0   | General-Purpose Flag      |
| 4   | RS1  | Register Bank Select Bits |
| 3   | RS0  | RS1 RS0 Selected Bank     |
|     |      | 0 0 0                     |
|     |      | 0 1 1                     |
|     |      | 1 0 2                     |
|     |      | 1 1 3                     |
| 2   | OV   | Overflow Flag             |
| 1   | F1   | General-Purpose Flag      |
| 0   | P    | Parity Bit                |

#### **Power Control SFR (PCON)**

The PCON SFR contains bits for power-saving options and general-purpose status flags as shown in Table II.

| SFR Address            | 87H |
|------------------------|-----|
| Power ON Default Value | 00H |
| Bit Addressable        | No  |

Table II. PCON SFR Bit Designations

| Bit | Name   | Description               |
|-----|--------|---------------------------|
| 7   | SMOD   | Double UART Baud Rate     |
| 6   | SERIPD | SPI Power-Down Interrupt  |
|     |        | Enable                    |
| 5   | INT0PD | /NTO Power-Down Interrupt |
|     |        | Enable                    |
| 4   | ALEOFF | Disable ALE Output        |
| 3   | GF1    | General-Purpose Flag Bit  |
| 2   | GF0    | General-Purpose Flag Bit  |
| 1   | PD     | Power-Down Mode Enable    |
| 0   | IDL    | Idle Mode Enable          |

#### **ADuC834 Configuration SFR (CFG834)**

The CFG834 SFR contains the necessary bits to configure the internal XRAM and the extended SP. By default it configures the user into 8051 mode. i.e. extended SP is disabled, internal XRAM is disabled.

| SFR Address            | AFhH |
|------------------------|------|
| Power ON Default Value | 00H  |
| Bit Addressable        | No   |

Table III. CFG834 SFR Bit Designations

| Bit | Name   | Description  |
|-----|--------|--|
| 7   | EXSP   | Extended SP Enable If this bit is set then the stack will rollover from SPH/SP = 00FFh to 0100h. If this bit is clear then the SPH SFR will be disabled and the stack will rollover from SP=FFh to SP =00h   |
| 6   |        |  |
| 5   |        |  |
| 4   |        |  |
| 3   |        |  |
| 2   |        |  |
| 1   |        |  |
| 0   | XRAMEN | XRAM Enable Bit If this bit is set then the internal XRAM will be mapped into the lower 2kBytes of the external address space. If this bit is clear then the internal XRAM will not be accessible and the external data memory will be mapped into the lower 2kBytes of external data memory. (see fig 14) |

### ADuC834


#### COMPLETE SFR MAP

Figure 16 below shows a full SFR memory map and the SFR contents after RESET. NOT USED indicates unoccupied SFR locations. Unoccupied locations in the SFR address space are not implemented; i.e., no register exists at this location. If an

unoccupied location is read, an unspecified value is returned. SFR locations that are reserved for future use are shaded (RESERVED) and should not be accessed by user software.

|             |       |             |   |               |               |         |   |              |             |               |            |                     |             |        |                 | _   |                      |               |              | 1                | 1              |              |              |          |             |         |
|-------------|-------|-------------|---|---------------|---------------|---------|---|--------------|-------------|---------------|------------|---------------------|-------------|--------|-----------------|-----|----------------------|---------------|--------------|------------------|----------------|--------------|--------------|----------|-------------|---------|
| ISPI        | Т     | WCOL        | Т | SPE           | SPIM          |         | CPOL                                    | -            | CPHA        | SPR1          | SPR        | an                  |             |        | SPICON          |     |                      |               |              | DACL             | DACH           |              | DACCON       |          |             |         |
|             |       |             | ٥ |               | FCH           |         |   | a F/         |             |               | FaH        | ", BI               | TS /        | >      | F8H 041         |     | ESERVE               | ) RE          | SERVED       | FBH 00H          | FCH 00         |              | FDH OOH      | RESERVED | RESER       | VED     |
|             |       |             |   |               |               |         |   |              |             |               |            |                     |             |        |                 | _   |                      |               |              | 1911 0011        | 1011 00        |              | 1211 0011    |          | ONE         |         |
|             |       |             |   |               |               |         |   |              |             |               |            | 81                  | TS `        | >      | В               | ı,  | RESERVE              | RES           | SERVED       | NOT USED         | RESERVE        | ≣D   F       | RESERVED     | RESERVED | SPIDA       | ا '1    |
| F7H         | 0   I | F6H         | a | F5H £         | F4H           | D       | F3H                                     | G F2         | 2H Ø        | F1H 0         | FOH        | 0 _                 |             |        | FOH DOL         | н   |                      |               |              |                  |                |              |              |          | F7H         | HOD     |
| HC1         | Т.    | HC1EN       | Т | HCO           |               |         | HODEN                                   |              |             |               |            |                     |             |        | HCCON           |     | GNDL*                | 6             | *MOM         | GN0H*            | GN1L*          |              | GN1H*        |          |             |         |
|             |       |             | a |               | ECH           |         |   | Q E          | AH D        | E9H Q         | EØH        | 0 BI                | TS ,        | >      | E8H DOI         | ١.  | E <b>B</b> H 551     | i EA          | Н 55Н        | E <b>B</b> H 53H | ECH 9/         |              | EDH 59H      | RESERVED | RESER       | VED     |
|             |       |             |   |               |               |         | _                                       |              |             |               |            |                     |             |        |                 |     |                      |               |              |                  |                | An I         |              |          |             | +       |
|             |       |             |   |               |               |         |   |              |             |               |            | -                   | TS \        | >      | ACC             |     | OF0L*                | ١ ،           | FOM*         | OF9H*            | OF1L*          |              | OF1H*        | RESERVED | RESER       | VER     |
| E7H         | 0   I | E6H         | 0 | E5H (         | E4H           | Q       | E3H                                     | 0 E          | 2H 🐧        | E1H 0         | EQH        | 0 5.                |             |        | EGH 001         | н в | E1H OOI              | 1 E2I         | н сан        | E3H <b>8B</b> H  | E4H tH         | он і         | E5H 80H      | MESERVED | RESER       | VED     |
| RDYO        | Т     | RDY1        | _ | CAL           | NOXE          | <b></b> | ERRO                                    |              | ERR1        |               | 1          |                     | <del></del> |        | ADCSTAT         | г   | ADCQL                |               | <b>Д</b> СОМ | ADCOH            | ADC1L          |              | ADC1H        |          | PSMC        | ON      |
|             |       |             |   |               | DCH           |         |   | o   D.       |             | D8H 0         | рвн        | n 3                 | TS ,        | >      | t               |     |                      | .             |              |                  |                |              |              | RESERVED |             | <u></u> |
|             |       |             |   |               |               |         |   | _ ,          |             |               |            |                     |             |        | DBH DOI         | 1   | 100 H <del>9</del> C |               |              | DBH 09H          |                | DH [         | DDH 80H      |          | DFH         |         |
| CY          |       | AC          |   | FO            | RSI.          |         | RS0                                     |              | ٥v          | FI            | P          |                     | TS \        | >      | PSW             | 1   | ADCMODE              | E AC          | COCON        | ADC1CON          | SF             |              | ICON         | RESERVED | PLLC        | an      |
| D7H         | 0   I | DBH         | 0 | D5H 6         | D4H           | 0       | D3H                                     | 0 D:         | 2H (        | D1H 0         | DOH        | 0                   |             |        | DOH DO          | н   | 31H 00H              | 1 D21         | н 67н        | D3H ggH          | D4H 44         | 5H I         | D5H 80H      |          | <b>B</b> 7H | пзн     |
| TF2         | +     | EXF2        |   | RCLK          | TCLI          | ,       | EXEN2                                   |              | TR2         | CNT2          | CAP        |                     | —¬          |        | T2CON           |     |                      | B             | CAP2L        | RCAP2H           | TL2            |              | TH2          |          |             |         |
|             | ، ا ه |             | ۰ |               | CCH           |         |   | a c          |             | CN12          |            | _, BI               | TS          | >      | t               |     | RESERVE              |               |              |                  |                |              |              | RESERVED | RESER       | VED     |
|             |       |             |   |               |               |         |   |              |             |               |            |                     | =           |        | CBH DOI         | н   |                      | CA            |              | СВН авн          | CCH H          | DH (         | CDH 600H     |          |             | -       |
| PRE3        |       | PRE2        |   | PRE1          | PRE           | a       | WDIR                                    |              | WDS         | WDE           | WDW        | /Rt a               | TS \        | >      | WECON           |     | RESERVE              |               | CHPID        | RESERVED         | RESERVE        | -n           | RESERVED     | EADRL    | EADR        | н       |
| С7Н         | 0 (   | СБН         | 0 | C5H C         | C4H           | 1       | СЗН                                     | g C:         | 2H 0        | C1H 0         | COH        | 0                   |             |        | C0H 101         |     | TODAY E              | C21           | H 22H        | INCOLINA         | REGERVE        |              | ILCOLITY ELD | C6H caH  | С7Н         | рон     |
|             | _     | PADC        | _ | PT2           | PS            |         | ₽T1                                     | Т            | PX1         | РТО           | PXD        |                     |             |        | IP              |     | ECON                 |               |              |                  | EDATA*         | 1            | EDATA2       | EDATA3   | EDAT        |         |
| BFH I       |       |             | 0 | BDH (         |               |         |   | 0 B,         |             |               | BBH        | ່ <sub>ຄ</sub>   ΒΙ | TS          | >      | <b>-</b>        |     |                      |               | SERVED       | RESERVED         |                |              |              |          |             |         |
| <b>3</b>    | × 1.  |             | ~ |               |               | •       |   | •   <b>=</b> | ж           | 20            | , 50       | ~1                  |             |        | <b>∄</b> 8H 001 | H E | 190 H <b>et</b>      | 1             |              |                  | BCH (H         | DH E         | BDH qoh      | BEH QQH  | <b>B</b> FH | BDH     |
| RD          |       | WH          |   | T1            | TO            |         | INT                                     |              | INTO        | TXD           | HXD        | ) <sub>B</sub>      | TS \        | >      | P3              |     | PWMDL                | P             | WMDH         | PWM1L            | PWM1H          |              | RESERVED     | RESERVED | SPH         | 1       |
| <b>B</b> 7H | 1 1   | 86H         | 1 | <b>B</b> 5H 1 | 1 <b>B</b> 4H | 1       | <b>B</b> 3H                             | 1 B          | 2H 1        | B1H 1         | BOH        | 1                   |             |        | BOH FFI         | нЕ  | 31H 00H              | B2i           | H 00H        | взн ойн          | B4H 00         | эн "         | NESERVED     |          | <b>⊞</b> 7H | 90H     |
| EA          | Т     | F4B0        | Т |               | T =0          |         |   | Т            | FV4         |               | -Ve        |                     |             |        | IE              |     | IEI <b>P</b> 2       |               |              |                  |                |              |              | PWMCON   | CFG8:       | 24      |
|             |       | EADC<br>AEH | n | ET2           | ES<br>ACH     | п       | ET1<br>ABH                              | 0 A          | EX1<br>AH D | ETO<br>A9H O  | EXD<br>ASH | ์ <sub>ก</sub>   ฮเ | TS          | >      | <del> </del>    |     |                      |               | SERVED       | RESERVED         | RESERVE        | ED I         | RESERVED     |          |             | 80H     |
| 22          | - , . |             | - |               |               |         | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | -            |             |               |            |                     |             |        | ABH DOI         |     | ABH ADI              |               |              |                  |                |              |              | AEH QOH  | Aili        |         |
|             | T     |             | T |               |               |         |   | T            |             |               |            | 201                 | TS \        | >      | P2              |     | TIMECON              | Н             | THSEC        | SEC              | MIN            |              | HOUR         | INTVAL   | DPCO        | Nt      |
| A7H         | 1 ,   | A6H         | 1 | A5H 1         | 1 A4H         | 1       | АЗН                                     | 1 A          | 2H 1        | A1H 1         | ADH        | 1                   |             |        | A0H FFI         | н   | A1H QQI              | 1 <b>A</b> 21 | н оон        | A3H QQH          | A4H 0          | он 4         | A5H GOH      | A6H (QH  | A7H         | 90H     |
| SMO         | Т     | CM4         | Т | SM2           | BES           |         | TB8                                     | Т            | RBa         | T1            | - P-       |                     |             |        | SCON            | T   | SBUF                 |               |              |                  |                |              | T3F <b>D</b> | T3CON    |             |         |
|             | , ا   | SM1<br>SEH  |   |               | REN<br>9CH    |         |   | a   9/       |             |               | Ft1<br>9BH | , BI                | TS          | >      | ·               |     |                      |               | SERVED       | RESERVED         | NOT USE        |              | 9DH 00H      | BEH OCH  | RESER       | /ED     |
|             |       | <u> </u>    |   |               |               |         | u=                                      | - 1          |             |               | , ab.      |                     |             |        | 98H DGI         | H 1 | 10D H96              | 1             |              |                  |                | ,            | apii uyn     |          |             |         |
|             |       |             |   |               |               |         |   |              |             | T2EX          | T2         |                     | TS          | \_     | P1              | l,  | RESERVE              | ) RE          | SERVED       | RESERVED         | RESERVE        |              | RESERVED     | RESERVED | RESER!      | VED     |
| 97H         | 1 !   | 96H         | 1 | 95H 1         | 1 <b>94</b> H | 1       | <b>9</b> 3H                             | 1 92         | 2H 1        | 91H 1         | 9DH        | 1                   | 13          |        | 90H FFI         |     | ILOCITY CE           | , IIE,        | >L  { V L L  | HESCHALD         | INCOLITY       | - <u>-</u> - | HESCHVED     | HESCHVED | ILCLIN      |         |
|             | _     |             |   |               | T             |         |   |              |             |               |            |                     | <del></del> |        | TCON            |     | TMOD                 |               | TLO          | TL1              | THO            |              | TH1          |          |             |         |
| TF1         | , ا   | TR1<br>SEH  |   | TFQ<br>8DH (  | TRO<br>BCH    | n       | IE1<br>8BH                              | a 8/         | IT1<br>AH A | 1EQ<br>89H 0  | ETÓ<br>BBH | , BI                | TS          | $\geq$ | <b>†</b>        |     |                      |               |              |                  |                |              |              | RESERVED | RESER       | VED     |
|             | ₩ J I | V=11        | - |               |               | •       | - WIII                                  | ~   OF       | V           | Garr U        | 1 40011    | *1                  |             |        | 88H 001         | H A | 100 H 001            | i BAI         | H 00H        | 8 <b>8</b> H 09H | BCH (H         | OH I         | BDH 60H      |          |             |         |
|             | T     |             |   |               |               |         |   |              |             |               |            | - DI                | TS          | >      | Pa              |     | SP                   |               | DPL          | D₽H              | DPP            | _            | DE0EB\/E5    | DECERVES | PCO         | N       |
| 87H         | 1 1   | 86H         | 1 | 85H 1         | 1 <b>84</b> H | 1       | <b>8</b> 3H                             | 1 82         | 2H 1        | <b>81</b> H 1 | BOH        | 1 51                |             |        | 80H FFI         | н I | 91H Q7H              | 1 B21         | н оөн        | взн дон          | <br>  64H - 84 | OH F         | RESERVED     | RESERVED | 87H         | ООН     |
|             |       |             |   |               |               |         |   |              |             |               |            |                     |             |        |                 |     | 971                  |               | . 4411       |                  | 10             |              |              |          |             |         |

\*CALIBRATION COEFFICIENTS ARE PRECONFIGURED AT POWER-UP TO FACTORY CALIBRATED VALUES.



SFRs WHOSE ADDRESSES END IN 0H OR 8H ARE BIT-ADDRESSABLE.

Figure 16. Special Function Register Locations and Reset Values

# USER INTERFACE TO THE PRIMARY AND AUXILIARY ADCS

Both ADCs are controlled and configured via a number of SFRs that are mentioned here and described in more detail in the following pages.

ADCSTAT: ADC Status Register. Holds general status of ADC0

the Primary and Auxiliary ADCs.

ADCMODE: ADC Mode Register. Controls general modes

of operation for Primary and Auxiliary ADCs.

ADC0CON: Primary ADC Control Register. Controls

specific configuration of Primary ADC.

ADC1CON: Auxiliary ADC Control Register. Controls

specific configuration of Auxiliary ADC.

SF: Sinc Filter Register. Configures the decimation

factor for the Sinc<sup>3</sup> filter and thus the Primary

and Auxiliary ADC update rates.

Current Source Control Register. Allows

user control of the various on-chip current

source options.

ADC0L/M/H: Primary ADC 24-bit conversion result held

in these three 8-bit registers.

ADC1L/H: Auxiliary ADC 16-bit conversion result held

in these two 8-bit registers.

OF0L/M/H: Primary ADC 24-bit Offset Calibration Coeffi-

cient held in these three 8-bit registers.

OF1L/H: Auxiliary ADC 16-bit Offset Calibration

Coefficient held in these two 8-bit registers.

GN0L/M/H: Primary ADC 24-bit Gain Calibration

Coefficient held in these three 8-bit registers.

GN1L/H: Auxiliary ADC 16-bit Gain Calibration Coeffi-

cient held in these two 8-bit registers.

#### ADCSTAT—(ADC Status Register)

ICON:

This SFR reflects the status of both ADCs including data ready, calibration and various (ADC-related) error and warning conditions including reference detect and conversion overflow/underflow flags.

SFR Address D8H
Power-On Default Value 00H
Bit Addressable Yes

**Table IV. ADCSTAT SFR Bit Designations** 

| Bit | Name   | Description  |
|-----|--------|--|
| 7   | RDY0   | Ready Bit for Primary ADC.   |
|     |        | Set by hardware on completion of ADC conversion or calibration cycle.                                |
|     |        | Cleared directly by the user or indirectly by write to the mode bits to start another Primary        |
|     |        | ADC conversion or calibration. The Primary ADC is inhibited from writing further results to its      |
|     |        | data or calibration registers until the RDY0 bit is cleared.   |
| 6   | RDY1   | Ready Bit for Auxiliary ADC.   |
| _   | CAT    | Same definition as RDY0 referred to the Auxiliary ADC.   |
| 5   | CAL    | Calibration Status Bit.  |
|     |        | Set by hardware on completion of calibration.  |
|     | NOVDEE | Cleared indirectly by a write to the mode bits to start another ADC conversion or calibration.       |
| 4   | NOXREF | No External Reference Bit (only active if Primary or Auxiliary ADC is active).                       |
|     |        | Set to indicate that one or both of the REFIN pins is floating or the applied voltage is below       |
|     |        | a specified threshold. When Set conversion results are clamped to all ones, if using ext. reference. |
|     |        | $Cleared$ to indicate valid $V_{REF}$ .  |
| 3   | ERR0   | Primary ADC Error Bit.   |
| 3   | Little | Set by hardware to indicate that the result written to the Primary ADC data registers has            |
|     |        | been clamped to all zeros or all ones. After a calibration this bit also flags error conditions that |
|     |        | caused the calibration registers not to be written.  |
|     |        | Cleared by a write to the mode bits to initiate a conversion or calibration.                         |
| 2   | ERR1   | Auxiliary ADC Error Bit.   |
|     |        | Same definition as ERR0 referred to the Auxiliary ADC.   |
| 1   |        | Reserved for Future use.   |
| 0   |        | Reserved for Future use.   |

### ADuC834

#### **ADCMODE (ADC Mode Register)**

Used to control the operational mode of both ADCs.

SFR Address D1H
Power-On Default Value 00H
Bit Addressable No

Table V. ADCMODE SFR Bit Designations

| Bit | Name   | Descri  | ption                    |            |  |  |  |  |  |  |
|-----|--------|---------|--------------------------|------------|--|--|--|--|--|--|
| 7   |        | Reserve | ed for Fu                | ture Use   |  |  |  |  |  |  |
| 6   |        | Reserve | Reserved for Future Use. |            |  |  |  |  |  |  |
| 5   | ADC0EN | Primar  | Primary ADC Enable.      |            |  |  |  |  |  |  |
|     |        |         |                          |            | the Primary ADC and place it in the mode selected in MD2-MD0 below           |  |  |  |  |  |
|     |        |         |                          |            | ice the Primary ADC in power-down mode.                                      |  |  |  |  |  |
| 4   | ADC1EN |         | Auxiliary ADC Enable.    |            |  |  |  |  |  |  |
|     |        |         |                          |            | the Auxiliary ADC and place it in the mode selected in MD2-MD0 below         |  |  |  |  |  |
|     |        |         |                          |            | ce the Auxiliary ADC in power-down mode.                                     |  |  |  |  |  |
| 3   |        |         |                          | ture Úse   |  |  |  |  |  |  |
| 2   | MD2    | Primar  | y and Au                 | xiliary Al | DC Mode bits.  |  |  |  |  |  |
| 1   | MD1    |         |                          |            | rational mode of the enabled ADC as follows:                                 |  |  |  |  |  |
| 0   | MD0    | MD2     | MD1                      |            |  |  |  |  |  |  |
|     |        | 0       | 0                        | 0          | ADC Power-Down Mode (Power-On Default)                                       |  |  |  |  |  |
|     |        | 0       | 0                        | 1          | Idle Mode  |  |  |  |  |  |
|     |        |         |                          |            | In Idle Mode the ADC filter and modulator are held in a reset state          |  |  |  |  |  |
|     |        |         |                          |            | although the modulator clocks are still provided.                            |  |  |  |  |  |
|     |        | 0       | 1                        | 0          | Single Conversion Mode   |  |  |  |  |  |
|     |        |         |                          |            | In Single Conversion Mode, a single conversion is performed on the           |  |  |  |  |  |
|     |        |         |                          |            | enabled ADC. On completion of the conversion, the ADC data regis-            |  |  |  |  |  |
|     |        |         |                          |            | ters (ADC0H/M/L and/or ADC1H/L) are updated, the relevant flags              |  |  |  |  |  |
|     |        |         |                          |            | in the ADCSTAT SFR are written, and power-down is re-entered with            |  |  |  |  |  |
|     |        |         |                          |            | the MD2-MD0 accordingly being written to 000.                                |  |  |  |  |  |
|     |        | 0       | 1                        | 1          | Continuous Conversion  |  |  |  |  |  |
|     |        |         |                          |            | In continuous conversion mode the ADC data registers are regularly           |  |  |  |  |  |
|     |        |         |                          |            | updated at the selected update rate (see SF register)                        |  |  |  |  |  |
|     |        | 1       | 0                        | 0          | Internal Zero-Scale Calibration  |  |  |  |  |  |
|     |        |         |                          |            | Internal short automatically connected to the enabled ADC(s)                 |  |  |  |  |  |
|     |        | 1       | 0                        | 1          | Internal Full-Scale Calibration  |  |  |  |  |  |
|     |        |         |                          |            | Internal or External V <sub>REF</sub> (as determined by XREF0 and XREF1 bits |  |  |  |  |  |
|     |        |         |                          |            | in ADC0/1CON) is automatically connected to the ADC input for                |  |  |  |  |  |
|     |        |         |                          |            | this calibration.  |  |  |  |  |  |
|     |        | 1       | 1                        | 0          | System Zero-Scale Calibration  |  |  |  |  |  |
|     |        |         |                          |            | User should connect system zero-scale input to the ADC input pins            |  |  |  |  |  |
|     |        |         |                          |            | as selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON                   |  |  |  |  |  |
|     |        |         |                          |            | register.  |  |  |  |  |  |
|     |        | 1       | 1                        | 1          | System Full-Scale Calibration  |  |  |  |  |  |
|     |        |         |                          |            | User should connect system full-scale input to the ADC input pins as         |  |  |  |  |  |
|     |        |         |                          |            | selected by CH1/CH0 and ACH1/ACH0 bits in the ADC0/1CON                      |  |  |  |  |  |
|     |        |         |                          |            | register.  |  |  |  |  |  |

#### NOTES

- 1. Any change to the MD bits will immediately reset both ADCs. A write to the MD2-0 bits with no change is also treated as a reset. (See exception to this in Note 3 below.)
- 2. If ADC0CON is written when ADC0EN = 1, or if ADC0EN is changed from 0 to 1, then both ADCs are also immediately reset. In other words, the Primary ADC is given priority over the Auxiliary ADC and any change requested on the primary ADC is immediately responded to.
- 3. On the other hand, if ADC1CON is written or if ADC1EN is changed from 0 to 1, only the Auxiliary ADC is reset. For example, if the Primary ADC is continuously converting when the Auxiliary ADC change or enable occurs, the primary ADC continues undisturbed. Rather than allow the Auxiliary ADC to operate with a phase difference from the primary ADC, the Auxiliary ADC will fall into step with the outputs of the primary ADC. The result is that the first conversion time for the Auxiliary ADC will be delayed up to three outputs while the Auxiliary ADC update rate is synchronized to the Primary ADC.
- 4. Once ADCMODE has been written with a calibration mode, the RDY0/1 bits (ADCSTAT) are immediately reset and the calibration commences. On completion, the appropriate calibration registers are written, the relevant bits in ADCSTAT are written, and the MD2-0 bits are reset to 000 to indicate the ADC is back in power-down mode.
- 5. Any calibration request of the Auxiliary ADC while the temperature sensor is selected will fail to complete. Although the RDY1 bit will be set at the end of the calibration cycle, no update of the calibration SFRs will take place and the ERR1 bit will be set.
- 6. Calibrations are performed at maximum SF (see SF SFR) value guaranteeing optimum calibration operation.

ADuC834

#### ADC0CON (Primary ADC Control Register) and ADC1CON (Auxiliary ADC Control Register)

The ADC0CON and ADC1CON SFRs are used to configure the Primary and auxiliary ADC for reference and channel selection, unipolar or bipolar coding and in the case of the primary ADC for range (the aux ADC operates on a fixed input range of  $\pm V_{REF}$ .),

ADC0CONPrimary ADC Control SFRADC1CONAuxiliary ADC Control SFRSFR AddressD2HSFR AddressD3HPower-On Default Value07HPower-On Default Value00HBit AddressableNoBit AddressableNo

#### Table VI. ADCOCON SFR Bit Designations

| Bit | Name  | Descripti                                  | on   |           |                      |   |  |  |  |  |  |  |
|-----|-------|--|--|-----------|----------------------|---|--|--|--|--|--|--|
| 7   |       | Reserved                                   | for Future   | e Use.    |                      |   |  |  |  |  |  |  |
| 6   | XREF0 | Primary ADC External Reference Select Bit. |  |           |                      |   |  |  |  |  |  |  |
|     |       |  | Set by user to enable the Primary ADC to use the external reference via REFIN(+)/REFIN Cleared by user to enable the Primary ADC to use the internal bandgap reference ( $V_{REF} = 1.2$ ) |           |                      |   |  |  |  |  |  |  |
| 5   | CH1   | Primary A                                  |  |           |                      | to use the internal bandgap reference (VREF = 1.20 V).    |  |  |  |  |  |  |
| 4   | CH0   |  |  |           |                      | al input pairs used by the Primary ADC as follows:        |  |  |  |  |  |  |
|     |       | CH1  | CH0  |           | e Input Negat        |   |  |  |  |  |  |  |
|     |       | 0  | 0  | AIN1      | AIN2                 |   |  |  |  |  |  |  |
|     |       | 0  | 1  | AIN3      | AIN4                 |   |  |  |  |  |  |  |
|     |       | 1  | 0  | AIN2      | AIN2                 | (Internal Short)  |  |  |  |  |  |  |
|     |       | 1  | 1  | AIN3      | AIN2                 |   |  |  |  |  |  |  |
| 3   | UNI0  | Primary A                                  |  |           |                      |   |  |  |  |  |  |  |
|     |       | Set by user                                | r to enabl   | e unipola | r coding, i.e., z    | zero differential input will result in 000000 hex output. |  |  |  |  |  |  |
|     |       | <i>Cleared</i> by                          | user to e  | nable bip | olar coding, z       | ero differential input will result in 800000 hex output.  |  |  |  |  |  |  |
| 2   | RN2   | Primary A                                  |  |           |                      |   |  |  |  |  |  |  |
| 1   | RN1   | Written by                                 | y the user   | to select |                      | ADC input range as follows:                               |  |  |  |  |  |  |
| 0   | RN0   | RN2  | RN1  | RN0       |                      | mary ADC Input Range ( $V_{REF} = 2.5 \text{ V}$ )        |  |  |  |  |  |  |
|     |       | 0  | 0  | 0         | $\pm 20~\text{mV}$   |   |  |  |  |  |  |  |
|     |       | 0  | 0  | 1         | $\pm 40~mV$          |   |  |  |  |  |  |  |
|     |       | 0  | 1  | 0         | $\pm 80~\text{mV}$   | (0-80mV in unipolar mode)                                 |  |  |  |  |  |  |
|     |       | 0  | 1  | 1         | $\pm 160 \text{ mV}$ |   |  |  |  |  |  |  |
|     |       | 1  | 0  | 0         | $\pm 320~\text{mV}$  | (0-320mV in unipolar mode)                                |  |  |  |  |  |  |
|     |       | 1  | 0  | 1         | $\pm 640~mV$         | (0-640mV in unipolar mode)                                |  |  |  |  |  |  |
|     |       | 1  | 1  | 0         | $\pm 1.28~V$         | (0-1.28V in unipolar mode)                                |  |  |  |  |  |  |
|     |       | 1  | 1  | 1         | $\pm 2.56~V$         | (0-2.56V in unipolar mode)                                |  |  |  |  |  |  |

#### Table VII. ADC1CON SFR Bit Designations

| Bit | Name  | Description   |
|-----|-------|---|
| 7   |       | Reserved for Future Use.  |
| 6   | XREF1 | Auxiliary ADC External Reference Bit.   |
|     |       | Set by user to enable the Auxiliary ADC to use the external reference via REFIN(+)/REFIN(-).          |
|     |       | Cleared by user to enable the Auxiliary ADC to use the internal bandgap reference.                    |
| 5   | ACH1  | Auxiliary ADC Channel Selection Bits.   |
| 4   | ACH0  | Written by the user to select the single-ended input pins used to drive the Auxiliary ADC as follows: |
|     |       | ACH1 ACH0 Positive Input Negative Input   |
|     |       | 0 0 AIN3 AGND   |
|     |       | 0 1 AIN4 AGND   |
|     |       | 1 0 Temp Sensor* AGND (Temp. Sensor routed to the ADC input)  |
|     |       | 1 1 AIN5 AGND   |
| 3   | UNI1  | Auxiliary ADC Unipolar Bit.   |
|     |       | Set by user to enable unipolar coding, i.e., zero input will result in 0000 hex output.               |
|     |       | Cleared by user to enable bipolar coding, zero input will result in 8000 hex output.                  |
| 2   |       | Reserved for Future Use.  |
| 1   |       | Reserved for Future Use.  |
| 0   |       | Reserved for Future Use.  |

<sup>\*</sup>NOTES

<sup>1.</sup> When the temperature sensor is selected, user code must select internal reference via XREF1 bit above and clear the UNI1 bit (ADC1CON.3) to select bipolar coding.

<sup>2.</sup> The temperature sensor is factory calibrated to yield conversion results 8000H at 0°C.

 $<sup>3.\</sup> A\ +1^{\circ}C\ change\ in\ temperature\ will\ result\ in\ a\ +1\ LSB\ change\ in\ the\ ADC1H\ register\ ADC\ conversion\ result.$ 

### ADuC834

#### ADC0H/ADC0M/ADC0L (Primary ADC Conversion Result Registers)

These three 8-bit registers hold the 24-bit conversion result from the Primary ADC.

| SFR Address            | ADC0H | High Data Byte   | DBH |
|------------------------|-------|------------------|-----|
|                        | ADC0M | Middle Data Byte | DAH |
|                        | ADC0L | Low Data Byte    | D9H |
| Power-On Default Value | H00   | Both registers   |     |

Bit Addressable No Both registers

#### ADC1H/ADC1L (Auxiliary ADC Conversion Result Registers)

These two 8-bit registers hold the 16-bit conversion result from the Auxiliary ADC.

| SFR Address            | ADC1H | High Data Byte | DDH |
|------------------------|-------|----------------|-----|
|                        | ADC1L | Low Data Byte  | DCH |
| Power-On Default Value | 00H   | Both Registers |     |
| Bit Addressable        | No    | Both Registers |     |

### OF0H/OF0M/OF0L (Primary ADC Offset Calibration Registers<sup>1</sup>)

These three 8-bit registers hold the 24-bit offset calibration coefficient for the Primary ADC. These registers are configured at power-on with a factory default value of 800000Hex. However, these bytes will be automatically overwritten if an internal or system zero-scale calibration is initiated by the user via MD2-0 bits in the ADCMODE register.

|                        | •       | · · · · · · · · · · · · · · · · · · ·      |     |
|------------------------|---------|--|-----|
| SFR Address            | OF0H    | Primary ADC Offset Coefficient High Byte   | E3H |
|                        | OF0M    | Primary ADC Offset Coefficient Middle Byte | E2H |
|                        | OF0L    | Primary ADC Offset Coefficient Low Byte    | E1H |
| Power-On Default Value | H000008 | OF0H and OF0M Respectively                 |     |
| Rit Addroscable        | No      | Roth Poristors                             |     |

Bit Addressable No Both Registers

#### OF1H/OF1L (Auxiliary ADC Offset Calibration Registers<sup>1</sup>)

These two 8-bit registers hold the 16-bit offset calibration coefficient for the Auxiliary ADC. These registers are configured at power-on with a factory default value of 8000Hex. However, these bytes will be automatically overwritten if an internal or system zero-scale calibration is initiated by the user via the MD2-0 bits in the ADCMODE register.

| SFR Address            | OF1H  | Auxiliary ADC Offset Coefficient High Byte | E5H |
|------------------------|-------|--|-----|
|                        | OF1L  | Auxiliary ADC Offset Coefficient Low Byte  | E4H |
| Power-On Default Value | 8000H | OF1H and OF1L Respectively                 |     |
| Bit Addressable        | No    | Both Registers                             |     |

### GN0H/GN0M/GN0L (Primary ADC Gain Calibration Registers<sup>1</sup>)

These three 8-bit registers hold the 24-bit gain calibration coefficient for the Primary ADC. These registers are configured at power-on with a factory-calculated internal full-scale calibration coefficient. Every device will have an individual coefficient. However, these bytes will be automatically overwritten if an internal or system full-scale calibration is initiated by the user via MD2-0 bits in the ADCMODE register.

| SFR Address            | GN0H | Primary ADC Gain Coefficient High Byte             | EBH |
|------------------------|------|--|-----|
|                        | GN0M | Primary ADC Gain Coefficient Middle Byte           | EAH |
|                        | GN0L | Primary ADC Gain Coefficient Low Byte              | E9H |
| Power-On Default Value |      | Configured at factory final test, see notes above. |     |
| Bit Addressable        | No   | Both Registers                                     |     |

#### GN1H/GN1L (Auxiliary ADC Gain Calibration Registers<sup>1</sup>)

These two 8-bit registers hold the 16-bit gain calibration coefficient for the Auxiliary ADC. These registers are configured at power-on with a factory calculated internal full-scale calibration coefficient. Every device will have an individual coefficient. However, these bytes will be automatically overwritten if an internal or system full-scale calibration is initiated by the user via MD2-0 bits in the ADCMODE register.

| U                      |      |  |     |
|------------------------|------|--|-----|
| SFR Address            | GN1H | Auxiliary ADC Gain Coefficient High Byte           | EDH |
|                        | GN1L | Auxiliary ADC Gain Coefficient Low Byte            | ECH |
| Power-On Default Value |      | Configured at factory final test, see notes above. |     |

Power-On Default Value Configured at factory final test, see notes above.

Bit Addressable No Both Registers

NOTE

<sup>&</sup>lt;sup>1</sup>These registers can be overwritten by user software only if Mode bits MD0-2 (ADCMODE SFR) are zero.

ADuC834

#### SF (Sinc Filter Register)

The number in this register sets the decimation factor and thus the output update rate for the Primary and Auxiliary ADCs. This SFR cannot be written by user software while either ADC is active. The update rate applies to both Primary and Auxiliary ADCs and is calculated as follows:

$$f_{ADC} = \frac{1}{3} \times \frac{1}{8.SF} \times f_{MOD}$$

Where:  $f_{ADC} = ADC$  Output Update Rate

 $f_{MOD}$  = Modulator Clock Frequency = 32.768 kHz SF = Decimal Value of SF Register

The allowable range for SF is 0Dhex to FFhex. Examples of SF values and corresponding conversion update rate ( $f_{\rm ADC}$ ) and

conversion time ( $t_{ADC}$ ) are shown in Table VIII, the power-on default value for the SF register is 45 hex, resulting in a de-

fault ADC update rate of just under 20 Hz. Both ADC inputs are chopped to minimize offset errors, which means that the settling time for a single conversion or the time to a first conversion result in continuous conversion mode is  $2\times t_{\rm ADC}.$  As mentioned earlier, all calibration cycles will be carried out automatically with a maximum, i.e., FFhex, SF value to ensure optimum calibration performance. Once a calibration cycle has completed, the value in the SF register will be that programmed by user software.

**Table VIII. SF SFR Bit Designations** 

| SF(dec)  | SF(hex)  | f <sub>ADC</sub> (Hz) | t <sub>ADC</sub> (ms) |
|----------|----------|-----------------------|-----------------------|
| 13<br>69 | 0D<br>45 | 105.3<br>19.79        | 9.52<br>50.34         |
| 255      | FF       | 5.35                  | 186.77                |

#### **ICON (Current Sources Control Register)**

Used to control and configure the various excitation and burnout current source options available on-chip.

SFR Address D5H Power-On Default Value 00H Bit Addressable No

#### **Table IX. ICON SFR Bit Designations**

| Bit | Name               | Description   |
|-----|--------------------|---|
| 7   |                    | Reserved for Future Use.  |
| 6   | ВО                 | Burnout Current Enable Bit.   |
|     |                    | Set by user to enable both transducer burnout current sources in the primary ADC signal paths.    |
|     |                    | Cleared by user to disable both transducer burnout current sources.                               |
| 5   | ADC1IC             | Auxiliary ADC Current Correction Bit.   |
|     |                    | Set by user to allow scaling of the Auxiliary ADC by an internal current source calibration word. |
| 4   | ADC0IC             | Primary ADC Current Correction Bit.   |
|     |                    | Set by user to allow scaling of the Primary ADC by an internal current source calibration word.   |
| 3   | I2PIN <sup>1</sup> | Current Source-2 Pin Select Bit.  |
|     |                    | Set by user to enable current source-2 (200 μA) to external pin 3 (P1.2/DAC/IEXC1).               |
|     |                    | Cleared by user to enable current source-2 (200 µA) to external pin 4 (P1.3/AIN5/IEXC2).          |
| 2   | I1PIN <sup>1</sup> | Current Source-1 Pin Select Bit.  |
|     |                    | Set by user to enable current source-1 (200 μA) to external pin 4 (P1.3/AIN5/IEXC2).              |
|     |                    | Cleared by user to enable current source-1 (200 µA) to external pin 3 (P1.2/DAC/IEXC1).           |
| 1   | I2EN               | Current Source-2 Enable Bit.  |
|     |                    | Set by user to turn on excitation current source-2 (200 μA).                                      |
|     |                    | Cleared by user to turn off excitation current source-2 (200 μA).                                 |
| 0   | I1EN               | Current Source-1 Enable Bit.  |
|     |                    | <i>Set</i> by user to turn on excitation current source-1 (200 μA).                               |
|     |                    | Cleared by user to turn off excitation current source-1 (200 $\mu$ A).                            |

NOTE

 $^{1}$ Both current sources can be enabled to the same external pin, yielding a 400  $\mu A$  current source.

### ADuC834

# PRIMARY AND AUXILIARY ADC NOISE PERFORMANCE

Tables X, XI and XII below show the output rms noise in  $\mu V$  and output peak-to-peak resolution in bits (rounded to the nearest 0.5 LSB) for some typical output update rates on both the Primary and Auxiliary ADCs. The numbers are typical and are generated at a differential input voltage of 0V. The output

update rate is selected via the Sinc Filter (SF) SFR. It is important to note that the peak-to-peak resolution figures represent the resolution for which there will be no code flicker within a six-sigma limit.

The QuickStart Development system PC software comes complete with an ADC noise evaluation tool. This tool can be easily used with the evaluation board to see these figures from silicon.

Table X. Primary ADC, Typical Output RMS Noise (μV)
Typical Output RMS Noise vs. Input Range and Update Rate; Output RMS Noise in μV

| SF<br>Word | Data Update<br>Rate (Hz) | ±20 mV | ±40 mV | ±80 mV | Input Range<br>±160 mV | ±320 mV | ±640 mV | ±1.28 V | ±2.56 V |
|------------|--------------------------|--------|--------|--------|------------------------|---------|---------|---------|---------|
| 13         | 105.3                    | 1.50   | 1.50   | 1.60   | 1.75                   | 3.50    | 4.50    | 6.70    | 11.75   |
| 69         | 19.79                    | 0.60   | 0.65   | 0.65   | 0.65                   | 0.65    | 0.95    | 1.40    | 2.30    |
| 255        | 5.35                     | 0.35   | 0.35   | 0.37   | 0.37                   | 0.37    | 0.51    | 0.82    | 1.25    |

# Table XI. Primary ADC, Peak-to-Peak Resolution (Bits) Peak-to-Peak Resolution vs. Input Range and Update Rate; Peak-to-Peak Resolution in Bits

| SF<br>Word | Data Update<br>Rate (Hz) | ±20 mV | ±40 mV | ±80 mV | Input Range<br>±160 mV | ±320 mV | ±640 mV | ±1.28 V | ±2.56 V |
|------------|--------------------------|--------|--------|--------|------------------------|---------|---------|---------|---------|
| 13         | 105.3                    | 12     | 13     | 14     | 15                     | 15      | 15.5    | 16      | 16      |
| 69         | 19.79                    | 13     | 14     | 15     | 16                     | 17      | 17.5    | 18      | 18.5    |
| 255        | 5.35                     | 14     | 15     | 16     | 17                     | 18      | 18.5    | 18.8    | 19.2    |

#### Table XII. Auxiliary ADC

# Typical Output RMS Noise vs. Update Rate<sup>1</sup> Output RMS Noise in μV

| SF<br>Word | Data Update<br>Rate (Hz) | Input Range<br>2.5 V |  |  |
|------------|--------------------------|----------------------|--|--|
| 13         | 105.3                    | 10.75                |  |  |
| 69         | 19.79                    | 2.00                 |  |  |
| 255        | 5.35                     | 1.15                 |  |  |

#### NOTE

#### Peak-to-Peak Resolution vs. Update Rate<sup>1</sup> Peak-to-Peak Resolution in Bits

| SF<br>Word | Data Update<br>Rate (Hz) | Input Range<br>2.5 V |  |  |
|------------|--------------------------|----------------------|--|--|
| 13         | 105.3                    | $16^{2}$             |  |  |
| 69         | 19.79                    | 16                   |  |  |
| 255        | 5.35                     | 16                   |  |  |

#### NOTES

<sup>&</sup>lt;sup>1</sup>ADC converting in bipolar mode.

<sup>&</sup>lt;sup>1</sup>ADC converting in bipolar mode.

<sup>&</sup>lt;sup>2</sup>In unipolar mode peak-to-peak resolution at 105 Hz is 15 bits.

#### PRIMARY AND AUXILIARY ADC CIRCUIT DESCRIPTION

#### Overview

The ADuC834 incorporates two independent sigma-delta ADCs (Primary and Auxiliary) with on-chip digital filtering intended for the measurement of wide dynamic range, low frequency signals such as those in weigh-scale, strain-gauge, pressure transducer or temperature measurement applications.

#### **Primary ADC**

This ADC is intended to convert the primary sensor input. The input is buffered and can be programmed for one of 8 input ranges from  $\pm 20$  mV to  $\pm 2.56$  V being driven from one of three differential input channel options AIN1/2, AIN3/4, or AIN3/2. The input channel is internally buffered allowing the part to handle significant source impedances on the analog input,

allowing R/C filtering (for noise rejection or RFI reduction) to be placed on the analog inputs if required. On-chip burnout currents can also be turned on. These currents can be used to check that a transducer on the selected channel is still operational before attempting to take measurements.

The ADC employs a sigma-delta conversion technique to realize up to 24 bits of no missing codes performance. The sigma-delta modulator converts the sampled input signal into a digital pulse train whose duty cycle contains the digital information. A Sinc<sup>3</sup> programmable low-pass filter is then employed to decimate the modulator output data stream to give a valid data conversion result at programmable output rates from 5.35 Hz (186.77 ms) to 105.03 Hz (9.52 ms). A Chopping scheme is also employed to minimize ADC offset errors. A block diagram of the Primary ADC is shown in Figure 17.




Figure 17. Primary ADC Block Diagram

### ADuC834

#### **Auxiliary ADC**

The Auxiliary ADC is intended to convert supplementary inputs such as those from a cold junction diode or thermistor. This ADC is not buffered and has a fixed input range of 0 V to  $2.5 \, \text{V}$  (assuming an external  $2.5 \, \text{V}$  reference). The single-ended inputs can be

driven from AIN3, AIN4 or AIN5 pins or directly from the on-chip temperature sensor voltage. A block diagram of the Auxiliary ADC is shown in Figure 18.




Figure 18. Auxiliary ADC Block Diagram

#### **Analog Input Channels**

The primary ADC has four associated analog input pins (labelled AIN1 to AIN4) which can be configured as two fully differential input channels. Channel selection bits in the ADC0CON SFR detailed in Table VI allow three combinations of differential pair selection as well as an additional shorted input option (AIN2–AIN2).

The auxiliary ADC has three external input pins (labelled AIN3 to AIN5) as well as an internal connection to the internal on-chip temperature sensor. All inputs to the auxiliary ADC are single-ended inputs referenced to the AGND on the part. Channel selection bits in the ADC1CON SFR detailed previously in Table VII allow selection of one of four inputs.

Two input multiplexers switch the selected input channel to the on-chip buffer amplifier in the case of the primary ADC and directly to the sigma-delta modulator input in the case of the auxiliary ADC. When the analog input channel is switched, the settling time of the part must elapse before a new valid word is available from the ADC.

#### **Primary and Auxiliary ADC Inputs**

The output of the primary ADC multiplexer feeds into a high impedance input stage of the buffer amplifier. As a result, the primary ADC inputs can handle significant source impedances and are tailored for direct connection to external resistive-type sensors like strain gauges or Resistance Temperature Detectors (RTDs).

The auxiliary ADC, however, is unbuffered resulting in higher analog input current on the auxiliary ADC. It should be noted that this unbuffered input path provides a dynamic load to the driving source. Therefore, resistor/capacitor combinations on the input pins can cause dc gain errors depending on the output impedance of the source that is driving the ADC inputs.

#### **Analog Input Ranges**

The absolute input voltage range on the primary ADC is restricted to between AGND + 100 mV to AVDD -100 mV. Care must be taken in setting up the common-mode voltage and input voltage range so that these limits are not exceeded, otherwise there will be a degradation in linearity performance.

The absolute input voltage range on the auxiliary ADC is restricted to between AGND - 30 mV to AVDD + 30 mV. The slightly negative absolute input voltage limit does allow the possibility of monitoring small signal bipolar signals using the single-ended auxiliary ADC front end.

#### **Programmable Gain Amplifier**

The output from the buffer on the primary ADC is applied to the input of the on-chip programmable gain amplifier (PGA). The PGA can be programmed through eight different unipolar input ranges and bipolar ranges. The PGA gain range is programmed via the range bits in the ADC0CON SFR. With the external reference select bit set in the ADC0CON SFR and an external 2.5V reference, the unipolar ranges are 0 mV to  $\pm$ 20 mV, 0 mV to 40 mV, 0 mV to 80 mV, 0 mV to 160 mV, 0 mV to 320 mV, 0 mV to 640 mV and 0 V to 1.28 V and 0 to 2.56 V while the bipolar ranges are  $\pm$ 20 mV,  $\pm$ 40 mV,  $\pm$ 80 mV,  $\pm$ 160 mV,  $\pm$ 320 mV,  $\pm$ 640 mV,  $\pm$ 1.28 V and  $\pm$ 2.56 V. These are the nominal ranges that should appear at the input to the on-chip PGA. An ADC range matching specification of 0.5 LSB (typ) across all ranges means that calibration

need only be carried out at a single gain range and does not have to be repeated when the PGA gain range is changed.

Typical matching across ranges is shown in Figure 19 below. Here, the primary ADC is configured in bipolar mode with an external 2.5 V reference, while just greater than 19 mV is forced on its inputs. The ADC continuously converts the DC input voltage at an update rate of 5.35 Hz, i.e., SF = FFhex. In total, 800 conversion results are gathered. The first 100 results are gathered with the primary ADC operating in the  $\pm 20$  mV range. The ADC range is then switched to  $\pm 40$  mV and 100 more conversion results are gathered, and so on until the last group of 100 samples are gathered with the ADC configured in the  $\pm 2.56$  V range. From Figure 19, The variation in the sample mean through each range, i.e., the range matching, is seen to be of the order of 2  $\mu V$ .

The auxiliary ADC does not incorporate a PGA and is configured for a fixed single input range of 0 to  $V_{\rm REF}$ .




Figure 19. Primary ADC Range Matching

#### **Bipolar/Unipolar Inputs**

The analog inputs on the ADuC834 can accept either unipolar or bipolar input voltage ranges. Bipolar input ranges do not imply that the part can handle negative voltages with respect to system AGND.

Unipolar and bipolar signals on the AIN(+) input on the primary ADC are referenced to the voltage on the respective AIN(-) input. For example, if AIN(-) is 2.5 V and the primary ADC is configured for an analog input range of 0 mV to +20 mV, the input voltage range on the AIN(+) input is 2.5 V to 2.52 V. If AIN(-) is 2.5 V and the ADuC834 is configured for an analog input range of 1.28 V, the analog input range on the AIN(+) input is 1.22 V to 3.78 V (i.e., 2.5 V  $\pm$  1.28 V). As mentioned earlier, the auxiliary ADC input is a single-ended input with respect to the system AGND. In this context a bipolar signal on the auxiliary ADC can only span 30 mV negative with respect to AGND before violating the voltage input limits for this ADC.

Bipolar or unipolar options are chosen by programming the Primary and Auxiliary Unipolar enable bits in the ADC0CON and ADC1CON SFRs respectively. This programs the relevant ADC for either unipolar or bipolar operation. Programming for either unipolar or bipolar operation does not change any of the

### ADuC834

input signal conditioning; it simply changes the data output coding and the points on the transfer function where calibrations occur. When an ADC is configured for unipolar operation, the output coding is natural (straight) binary with a zero differential input voltage resulting in a code of  $000\ldots000$ , a midscale voltage resulting in a code of  $100\ldots000$ , and a full-scale input voltage resulting in a code of  $111\ldots111$ . When an ADC is configured for bipolar operation, the coding is offset binary with a negative full-scale voltage resulting in a code of  $000\ldots000$ , a zero differential voltage resulting in a code of  $100\ldots000$ , and a positive full-scale voltage resulting in a code of  $111\ldots111$ .

#### **Reference Input**

The ADuC834's reference inputs, REFIN(+) and REFIN(-), provide a differential reference input capability. The common-mode range for these differential inputs is from AGND to AVDD. The nominal reference voltage, VREF (REFIN(+) – REFIN(-)), for specified operation is 2.5 V with the primary and auxiliary reference enable bits set in the respective ADC0CON and/or ADC1CON SFRs.

The part is also functional (although not specified for performance) when the XREF0 or XREF1 bits are '0,' which enables the on-chip internal bandgap reference. In this mode, the ADCs will see the internal reference of 1.25 V, therefore halving all input ranges. As a result of using the internal reference voltage, a noticeable degradation in peak-to-peak resolution will result. Therefore, for best performance, operation with an external reference is strongly recommended.

In applications where the excitation (voltage or current) for the transducer on the analog input also drives the reference voltage for the part, the effect of the low-frequency noise in the excitation source will be removed as the application is ratiometric. If the ADuC834 is not used in a ratiometric application, a low noise reference should be used. Recommended reference voltage sources for the ADuC834 include the AD780, REF43, and REF192.

It should also be noted that the reference inputs provide a high impedance, dynamic load. Because the input impedance of each reference input is dynamic, resistor/capacitor combinations on these inputs can cause dc gain errors depending on the output impedance of the source that is driving the reference inputs. Reference voltage sources, like those recommended above (e.g., AD780) will typically have low output impedances and therefore decoupling capacitors on the REFIN(+) input would be recommended. Deriving the reference input voltage across an external resistor, as shown in Figure 60, will mean that the reference input sees a significant external source impedance. External decoupling on the REFIN(+) and REFIN(-) pins would not be recommended in this type of circuit configuration.

#### **Burnout Currents**

The primary ADC on the ADuC834 contains two 100 nA constant current generators, one sourcing current from AVDD to AIN(+), and one sinking from AIN(-) to AGND. The currents are switched to the selected analog input pair. Both currents are either on or off, depending on the Burnout Current Enable (BO) bit in the ICON SFR (see Table IX). These currents can be used to verify that an external transducer is still operational before attempting to take measurements on that channel. Once the burnout currents are turned on, they will

flow in the external transducer circuit, and a measurement of the input voltage on the analog input channel can be taken. If the resultant voltage measured is full-scale, this indicates that the transducer has gone open-circuit. If the voltage measured is 0 V, it indicates that the transducer has short circuited. For normal operation, these burnout currents are turned off by writing a 0 to the BO bit in the ICON SFR. The current sources work over the normal absolute input voltage range specifications.

#### **Excitation Currents**

The ADuC834 also contains two identical, 200  $\mu A$  constant current sources. Both source current from AVDD to Pin #3 (IEXC1) or Pin #4 (IEXC2) These current sources are controlled via bits in the ICON SFR shown in Table IX. They can be configured to source 200  $\mu A$  individually to both pins or a combination of both currents, i.e., 400  $\mu A$  to either of the selected pins. These current sources can be used to excite external resistive bridge or RTD sensors.

#### **Reference Detect**

The ADuC834 includes on-chip circuitry to detect if the part has a valid reference for conversions or calibrations. If the voltage between the external REFIN(+) and REFIN(-) pins goes below 0.3 V or either the REFIN(+) or REFIN(-) inputs is open circuit, the ADuC834 detects that it no longer has a valid reference. In this case, the NOXREF bit of the ADCSTAT SFR is set to a 1. If the ADuC834 is performing normal conversions and the NOXREF bit becomes active, the conversion results revert to all 1s. Therefore, it is not necessary to continuously monitor the status of the NOXREF bit when performing conversions. It is only necessary to verify its status if the conversion result read from the ADC Data Register is all 1s.

If the ADuC834 is performing either an offset or gain calibration and the NOXREF bit becomes active, the updating of the respective calibration registers is inhibited to avoid loading incorrect coefficients to these registers, and the appropriate ERR0 or ERR1 bits in the ADCSTAT SFR are set. If the user is concerned about verifying that a valid reference is in place every time a calibration is performed, the status of the ERR0 or ERR1 bit should be checked at the end of the calibration cycle.

#### Sigma-Delta Modulator

A sigma-delta ADC generally consists of two main blocks, an analog modulator and a digital filter. In the case of the ADuC834 ADCs, the analog modulators consist of a difference amplifier, an integrator block, a comparator, and a feedback DAC as illustrated in Figure 20.




Figure 20. Sigma-Delta Modulator Simplified Block Diagram

In operation, the analog signal sample is fed to the difference amplifier along with the output of the feedback DAC. The difference between these two signals is integrated and fed to the comparator. The output of the comparator provides the input to the feedback DAC so the system functions as a negative feedback loop that tries to minimize the difference signal. The

digital data that represents the analog input voltage is contained in the duty cycle of the pulse train appearing at the output of the comparator. This duty cycle data can be recovered as a data word using a subsequent digital filter stage. The sampling frequency of the modulator loop is many times higher than the bandwidth of the input signal. The integrator in the modulator shapes the quantization noise (which results from the analog-to-digital conversion) so that the noise is pushed toward one-half of the modulator frequency.

#### **Digital Filter**

The output of the sigma-delta modulator feeds directly into the digital filter. The digital filter then band-limits the response to a frequency significantly lower than one-half of the modulator frequency. In this manner, the 1-bit output of the comparator is translated into a band-limited, low noise output from the ADuC834 ADCs.

The ADuC834 filter is a low-pass, Sinc<sup>3</sup> or (sinx/x)<sup>3</sup> filter whose primary function is to remove the quantization noise introduced at the modulator. The cutoff frequency and decimated output data rate of the filter are programmable via the SF (Sinc Filter) SFR as described in Table VIII.

Figure 21 shows the frequency response of the ADC channel at the default SF word of 69 dec or 45 hex, yielding an overall output update rate of just under 20 Hz.

It should be noted that this frequency response allows frequency components higher than the ADC Nyquist frequency to pass through the ADC, in some cases without significant attenuation. These components may, therefore, be aliased and appear in-band after the sampling process.

It should also be noted that rejection of mains-related frequency components, i.e., 50~Hz and 60~Hz, is seen to be at level of >65~dB at 50~Hz and >100~dB at 60~Hz. This confirms the data sheet specifications for 50~Hz/60~Hz Normal Mode Rejection (NMR) at a 20~Hz update rate.




Figure 21. Filter Response, SF = 69 dec

The response of the filter, however, will change with SF word as can be seen in Figure 22, which shows >90 dB NMR at 50 Hz and >70 dB NMR at 60 Hz when SF =255 dec.




Figure 22. Filter Response, SF = 255 dec

Figures 23 and 24 show the NMR for 50 Hz and 60 Hz across the full range of SF word, i.e., SF = 13 dec to SF = 255 dec.




Figure 23. 50 Hz Normal Mode Rejection vs. SF




Figure 24. 60 Hz Normal Mode Rejection vs. SF

### ADuC834

#### **ADC Chopping**

Both ADCs on the ADuC834 implement a chopping scheme whereby the ADC repeatability reverses its inputs. The decimated digital output words from the Sinc<sup>3</sup> filters therefore have a positive offset and negative offset term included.

As a result, a final summing stage is included in each ADC so that each output word from the filter is summed and averaged with the previous filter output to produce a new valid output result to be written to the ADC data SFRs. In this way, while the ADC throughput or update rate is as discussed earlier and illustrated in Table VIII, the full settling time through the ADC (or the time to a first conversion result), will actually be given by  $2\times t_{\rm ADC}$ .

The chopping scheme incorporated in the ADuC834 ADC results in excellent dc offset and offset drift specifications and is extremely beneficial in applications where drift, noise rejection, and optimum EMI rejection are important factors.

#### **Calibration**

The ADuC834 provides four calibration modes that can be programmed via the mode bits in the ADCMODE SFR detailed in Table V. In fact, every ADuC834 has already been factory calibrated. The resultant Offset and Gain calibration coefficients for both the primary and auxiliary ADCs are stored on-chip in manufacturing-specific Flash/EE memory locations. At power-on, these factory calibration coefficients are automatically downloaded to the calibration registers in the ADuC834 SFR space. Each ADC (primary and auxiliary) has dedicated calibration SFRs, these have been described earlier as part of the general ADC SFR description. However, the factory calibration values in the ADC calibration SFRs will be overwritten if any one of the four calibration options are initiated and that ADC is enabled via the ADC enable bits in ADCMODE.

Even though an internal offset calibration mode is described below, it should be recognized that both ADCs are chopped. This chopping scheme inherently minimizes offset and means that an internal offset calibration should never be required. Also, because factory 5 V/25°C gain calibration coefficients are automatically present at power-on, an internal full-scale calibration will only be required if the part is being operated at 3 V or at temperatures significantly different from 25°C.

The ADuC834 offers "internal" or "system" calibration facilities. For full calibration to occur on the selected ADC, the calibration logic must record the modulator output for two different input conditions. These are "zero-scale" and "full-scale" points. These points are derived by performing a conversion on the different input voltages provided to the input of the modulator during calibration. The result of the "zero-scale" calibration conversion is stored in the Offset Calibration Registers for the appropriate ADC. The result of the "full-scale" calibration conversion is stored in the Gain Calibration Registers for the appropriate ADC. With these readings, the calibration logic can calculate the offset and the gain slope for the input-to-output transfer function of the converter.

During an "internal" zero-scale or full-scale calibration, the respective "zero" input and "full-scale" input are automatically connected to the ADC input pins internally to the device. A "system" calibration, however, expects the system zero-scale and system full-scale voltages to be applied to the external ADC pins before the calibration mode is initiated. In this way external ADC errors are taken into account and minimized as a result of system calibration. It should also be noted that to optimize calibration accuracy, all ADuC834 ADC calibrations are carried out automatically at the slowest update rate.

Internally in the ADuC834, the coefficients are normalized before being used to scale the words coming out of the digital filter. The offset calibration coefficient is subtracted from the result prior to the multiplication by the gain coefficient. All ADuC834 ADC specifications will only apply after a zero-scale and full-scale calibration at the operating point (supply voltage/temperature) of interest.

From an operational point of view, a calibration should be treated like another ADC conversion. A zero-scale calibration (if required) should always be carried out before a full-scale calibration. System software should monitor the relevant ADC RDY0/1 bit in the ADCSTAT SFR to determine end of calibration via a polling sequence or interrupt driven routine.

### NONVOLATILE FLASH/EE MEMORY

# Flash/EE Memory Overview

The ADuC834 incorporates Flash/EE memory technology onchip to provide the user with nonvolatile, in-circuit reprogrammable, code and data memory space. Flash/EE memory is a relatively recent type of nonvolatile memory technology and is based on a single transistor cell architecture.

This technology is basically an outgrowth of EPROM technology and was developed through the late 1980s. Flash/EE memory takes the flexible in-circuit reprogrammable features of EEPROM and combines them with the space efficient/density features of EPROM (see Figure 25).

Because Flash/EE technology is based on a single transistor cell architecture, a Flash memory array, like EPROM, can be implemented to achieve the space efficiencies or memory densities required by a given design.

Like EEPROM, Flash memory can be programmed in-system at a byte level, although it must first be erased; the erase being performed in page blocks. Thus, Flash memory is often and more correctly referred to as Flash/EE memory.




Figure 25. Flash/EE Memory Development

Overall, Flash/EE memory represents a step closer to the ideal memory device that includes nonvolatility, in-circuit programmability, high density and low cost. Incorporated in the ADuC834, Flash/EE memory technology allows the user to update program code space in-circuit, without the need to replace one-time programmable (OTP) devices at remote operating nodes.

### Flash/EE Memory and the ADuC834

The ADuC834 provides two arrays of Flash/EE memory for user applications. 62kBytes of Flash/EE Program space are provided on-chip to facilitate code execution without any external discrete ROM device requirements. The program memory can be programmed in-circuit, using the serial download mode provided, using conventional third party memory programmers or via a user defined protocol who can configure it as data if required.

A 4kByte Flash/EE Data Memory space is also provided on-chip. This may be used as a general-purpose nonvolatile scratchpad area. User access to this area is via a group of six SFRs. This space can be programmed at a byte level, although it must first be erased in 4-byte pages.

### ADuC834 Flash/EE Memory Reliability

The Flash/EE Program and Data Memory arrays on the ADuC834 are fully qualified for two key Flash/EE memory characteristics, namely **Flash/EE Memory Cycling Endurance** and **Flash/EE Memory Data Retention**.

**Endurance** quantifies the ability of the Flash/EE memory to be cycled through many Program, Read, and Erase cycles. In real terms, a single endurance cycle is composed of four independent, sequential events. These events are defined as:

a. initial page erase sequence
b. read/verify sequence
c. byte program sequence
d. second read/verify sequence

A single Flash/EE
Memory
Endurance Cycle

In reliability qualification, every byte in both the program and data Flash/EE memory is cycled from 00 hex to FFhex until a first fail is recorded signifying the endurance limit of the on-chip Flash/EE memory.

As indicated in the specification pages of this data sheet, the ADuC834 Flash/EE Memory Endurance qualification has been carried out in accordance with JEDEC Specification A117 over the industrial temperature range of  $-40^{\circ}$ C,  $+25^{\circ}$ C, and  $+85^{\circ}$ C. The results allow the specification of a minimum endurance figure over supply and temperature of 100,000 cycles, with an endurance figure of 700,000 cycles being typical of operation at  $25^{\circ}$ C.

**Retention** quantifies the ability of the Flash/EE memory to retain its programmed data over time. Again, the ADuC834 has been qualified in accordance with the formal JEDEC Retention Lifetime Specification (A117) at a specific junction temperature ( $T_J = 55^{\circ}$ C). As part of this qualification procedure, the Flash/EE memory is cycled to its specified endurance limit described above, before data retention is characterized. This means that the Flash/EE memory is guaranteed to retain its data for its full specified retention lifetime every time the Flash/EE memory is reprogrammed. It should also be noted that retention lifetime, based on an activation energy of 0.6 eV, will derate with  $T_J$  as shown in Figure 26.




Figure 26. Flash/EE Memory Data Retention

# USING THE FLASH/EE PROGRAM MEMORY

The 62kByte Flash/EE Program Memory array is mapped into the lower 62kBytes of the 64 Kbytes program space addressable by the ADuC834, and is used to hold user code in typical applications.

The program memory Flash/EE memory arrays can be programmed in three ways, namely:

## (1) Serial Downloading (In-Circuit Programming)

The ADuC834 facilitates code download via the standard UART serial port. The ADuC834 will enter serial download mode after a reset or power cycle if the PSEN pin is pulled low through an external  $1k\Omega$  resistor. Once in serial download mode, the user can download code to the full 62kBytes of flash/EE program memory while the device is in circuit in its target application hardware.

A PC serial download executable is provided as part of the ADuC834 QuickStart development system. The Serial Download protocol is detailed in a MicroConverter Applications Note uC004.

## (2) Parallel Programming

The parallel programming mode is fully compatible with conventional third party Flash or EEPROM device programmers. A block diagram of the external pin configuration required to support parallel programming is shown in Figure 27. In this mode, Ports 0, 1, and 2 operate as the external data and address bus interface, ALE operates as the Write Enable strobe, and Port 3 is used as a general configuration port that configures the device for various program and erase operations during parallel programming.

**Table XIII. Flash/EE Memory Parallel Programming Modes** 

|     |       |       |        |     |     | •   |                            |
|-----|-------|-------|--------|-----|-----|-----|----------------------------|
|     |       |       | t 3 Pi |     |     |     | Programming                |
| 0.7 | 0.6   | 0.5   | 0.4    | 0.3 | 0.2 | 0.1 | Mode                       |
| X   | X     | X     | X      | 0   | 0   | 0   | Erase Flash/EE Program,    |
|     |       |       |        |     |     |     | Data, and Security Modes   |
| X   | X     | X     | X      | 0   | 0   | 1   | Read Device Signature/ID   |
| X   | X     | X     | 1      | 0   | 1   | 0   | Program Code Byte          |
| X   | X     | X     | 0      | 0   | 1   | 0   | Program Data Byte          |
| X   | X     | X     | 1      | 0   | 1   | 1   | Read Code Byte             |
| X   | X     | X     | 0      | 0   | 1   | 1   | Read Data Byte             |
| X   | X     | X     | X      | 1   | 0   | 0   | Program Security Modes     |
| X   | X     | X     | X      | 1   | 0   | 1   | Read/Verify Security Modes |
| All | other | codes | S      |     |     |     | Redundant                  |




Figure 27. Flash/EE Memory Parallel Programming

### (3) User Download Mode (ULOAD)

As shown in figure 28 the 62kBytes of user program memory is split into two seperate blocks. The upper 6kBytes of the program memory (E000h to F7FFh) is only programmable via serial download or parallel programming. The lower 56kBytes (0000h to DFFFh) is also programmable by a third method, user download (ULOAD) mode. Programming the flash/EE program memory via is described in more detail in the description of ECON and also in technote uCOXX.




Figure 28. Flash/EE Program Memory Map

### Flash/EE Program Memory Security

The ADuC834 facilitates three modes of Flash/EE program memory security. These modes can be independently activated, restricting access to the internal code space. These security modes can be enabled as part of serial download protocol as described in technote uC004 or via parallel programming. The security modes available on the ADuC834 are described as follows:

#### Lock Mode

This mode locks the code memory, disabling parallel programming of the program memory. However, reading the memory in parallel mode and reading the memory via a MOVC command from extrenal memory is still allowed.

This mode is deactivated by initiating a 'code-erase' command in serial download or parallel programming modes.

## **Secure Mode**

This mode locks the code memory, disabling parallel programming of the program memory. Reading/Verifying the memory in parallel mode and reading the internal memory via a MOVC command from external memory is also disabled.

This mode is deactivated by initiating a "code-erase" command in serial download or parallel programming modes.

# **Serial Safe Mode**

This mode disables serial download capability on the device. If Serial Safe mode is activated and an attempt is made to reset the part into serial download mode, i.e., RESET asserted and de-asserted with *PSEN* low, the part will interpret the serial download reset as a normal reset only. It will therefore not enter serial download mode but only execute a normal reset sequence. Serial Safe mode can only be disabled by initiating a codeerase command in parallel programming mode.

3FFh

ADuC834

### USING THE FLASH/EE DATA MEMORY

The 4kBytes of Flash/EE data memory is configured as 1024 pages, each of 4 bytes. As with the other ADuC834 peripherals, the interface to this memory space is via a group of registers mapped in the SFR space. A group of four data registers (EDATA1-4) are used to hold the 4 bytes of data at each page. The page is addressed via the two registers EADRH and EADRL. Finally, ECON is an 8-bit control register that may be written with one of nine Flash/EE memory access commands to trigger various read, write, erase, and verify functions.

A block diagram of the SFR interface to the flash/EE data memory array is shown in figure 29.

#### Byte 1 Byte 3 Byte 4 Byte 3 3FEh Byte 1 Byte 2 Byte 4 PAGE ADDRESS (EADRH/ 450 Byte 1 Byte 4 Byte 2 Byte 3 Byte 1 02h Byte 2 Byte 3 Byte 4 Byte 4 01h Byte 2 Byte 3 Byte 1 Byte 2 00 h Byte 3 Byte 4 Byte 1

Byte 2

# Figure 29. Flash/EE Data Memory Control and Configuration

# ECON-Flash/EE Memory Control SFR

Programming of either the flash/EE data memory or the flash/ EE program memory is done through the flash/EE memory control SFR (ECON). This SFR allows the user to read, write, erase or verify the 4 KBytes of flash/EE data memory or the 54 KBytes of flash/EE program memory

### Table XIV. Flash/EE Memory Parallel Programming Modes

| ECON VALUE        | COMMAND DESCRIPTION (NORMAL MODE) (power on default)   | COMMAND DESCRIPTION (ULOAD MODE)   |
|-------------------|--|--|
| 01H<br>READ       | Results in 4 bytes in the flash/EE data memory, addressed by the page address EADRH/L, being read into EDATA 1 to 4.   | Not Implemented. Use the MOVC instruction  |
| 02H<br>WRITE      | Results in <b>4 bytes</b> in EDATA1-4 being written to the flash/EE data memory, at the page address EADRH/L (0≤EADRH/L<0400h)  Note: The 4 bytes in the page being addressed must be pre-erased.  | Results in bytes 0-255 of internal XRAM being written to the <b>256 bytes</b> of flash/EE program memory at the page address EADRH. (0≤EADRH <e0h) 256="" addressed="" be="" being="" bytes="" in="" must="" note:="" page="" pre-erased.<="" td="" the=""></e0h)> |
| 03H               | Reserved Command   | Reserved Command   |
| 04H<br>VERIFY     | Verifies if the data in EDATA1-4 is contained in the page address given by EADRH/L. A subsequent read of the ECON SFR will result in a 0 being read if the verification is valid, or a nonzero value being read to indicate an invalid verification. | Not Implemented. Use the MOVC and MOVX Instructions to verify the WRITE in software  |
| 05H<br>ERASE PAGE | Results in the Erase of the <b>4 byte page</b> of flash/EE data memory addressed by the page address EADRH/L   | Results in the <b>64 Byte page</b> of flash/EE program memory, addressed by the byte address EADRH/L being erased. EADRL can equal any of 64 locations within the page. A new page starts whenever EADRL is equal to 00h, 40h, 80h or C0h                          |
| 06H<br>ERASE ALL  | Results in the erase of entire 4kBytes of flash/EE data memory.  | Results in the Erase of the entire 56kBytesof ULOAD flash/EE program memory.   |
| 81H<br>READBYTE   | Results in the byte in the flash/EE data memory, addressed by the <b>byte address EADRH/L</b> , being read into EDATA1. (0≤EADRH/L≤0FFFh.)   | Results in the byte in the flash/EE program memory, addressed by the <b>byte address EADRH/L</b> , being read into EDATA1. (0≤EADRH/L≤F7FFh.)  |
| 81H<br>WRITEBYTE  | Results in the byte in EDATA1 being written into flash/EE data memory, at the byte address EADRH/L.  | Results in the byte in EDATA1 being written into flash/EE prog memory, at the byte address EADRH/L.  |
| 0FH<br>EXULOAD    | Leaves the ECON instructions operate on the flash/EE data memory.  | <b>Enters NORMAL mode</b> allowing subsequent ECON instructions operate on the flash/EE program memory.  |
| F0H<br>ULOAD      | <b>Enters ULOAD mode</b> allowing subsequent ECON instructions operate on the flash/EE data memory.  | Leaves the ECON instructions operate on the flash/EE program memory.   |
|                   |  | I.   |

# ADuC834

### Example: Programming the flash/EE data memory

A user wishes to write F3H into the second byte on Page 03H of the Flash/EE Data Memory space while preserving the other three bytes already in this page.

A typical access to the Flash/EE Data array will involve setting up the page address of the page to be accessed in the EADRH/L SFRs, configuring the EDATA1–4 SFRs with data to be programmed to the array (the EDATA SFRs will not be written for read accesses) and finally, writing the ECON command word which initiates one of the nine modes shown in Table XIV.

# Step 1: Set up the page address:

The two address registers EADRH and EADRL hold the high byte address and the low byte address of the page to be addressed.

To set the address up in assembly language would appear as follows.

```
MOV EADRH,#0 ; Set Page Address Pointer MOV EADRL,#03H
```

### **Step 2: Set up the EDATA registers:**

We must now write the 4 values to be written into the page into the 4 SFRs EDATA1-4. Unfortunately we do not know 3 of them. Hence we must read the current page and overwrite the second byte.

```
MOV ECON,#1 ; Read Page into EDATA1-4 MOV EDATA2,#0F3H; Overwrite byte 2
```

# **Step 3:Program Page:**

A byte in the Flash/EE array can only be programmed if it has previously been erased. To be more specific, a byte can only be programmed if it already holds the value FFH. Because of the Flash/EE architecture, this erasure must happen at a page level; therefore, a minimum of four bytes (1 page) will be erased when an erase command is initiated. Once the page is erased we can program the 4 bytes in page and then perform a verification of the data.

```
MOV ECON, #5 ; ERASE Page

MOV ECON, #2 ; WRITE Page

MOV ECON, #4 ; VERIFY Page

MOV A, ECON ; Check if ECON=0 (OK!)

JNZ ERROR
```

#### Note:

As with all Flash/EE memory architectures, the array can be programmed in-system at a byte level, although it must be erased first; the erasure being performed in page blocks (4-byte pages in this case).

Although the 4kBytes of Flash/EE data memory is shipped from the factory pre-erased, i.e., Byte locations set to FFH, it is nonetheless good programming practice to include an erase-all routine as part of any configuration/setup code running on the ADuC834. An "ERASE-ALL" command consists of writing "06H" to the ECON SFR, which initiates an erase of the 4kByte Flash/EE array. This command coded in 8051 assembly would appear as:

```
MOV ECON, #06H ; Erase all Command ; 2 ms Duration
```

# Flash/EE Memory Timing

Typical program and erase times for the ADuC834 are as follows:

NORMAL MODE (operating on flash/EE data memory)

```
READPAGE (4 bytes)
                                 - instruction time +
                                  3 machine cycles
 WRITEPAGE (4 bytes)
                                 -380 \mu s
 VERIFYPAGE (4 bytes)
                                 - instruction time +
                                  3 machine cycles
ERASEPAGE (4 bytes)
                                 - 2ms
  ERASEALL (4kBytes)
                                 - 2ms
  READBYTE (1 byte)
                                 - instruction time +
                                  1 machine cycle
 WRITEBYTE (1 byte)
                                 -200 \mu s
```

ULOAD MODE (operating on flash/EE program memory)

WRITEPAGE (256 bytes)
ERASEPAGE (64 bytes)
ERASEALL (56kBytes)
READBYTE (1 byte)

WRITEBYTE (1 byte)

- 200µs

- 15ms
- 2 ms
- instruction time +
1 machine cycle
- 200µs

It should be noted that a given mode of operation is initiated as soon as the command word is written to the ECON SFR. The core microcontroller operation on the ADuC834 is idled until the requested Program/Read or Erase mode is completed.

In practice, this means that even though the Flash/EE memory mode of operation is typically initiated with a two-machine cycle MOV instruction (to write to the ECON SFR), the next instruction will not be executed until the Flash/EE operation is complete. This means that the core will not respond to Interrupt requests until the Flash/EE operation is complete, although the core peripheral functions like Counter/Timers will continue to count and time as configured throughout this period.

### DAC

The ADuC834 incorporates a 12-bit, voltage output DAC onchip. It has a rail-to-rail voltage output buffer capable of driving 10 k $\Omega$ /100 pF. It has two selectable ranges, 0 V to V<sub>REF</sub> (the internal bandgap 2.5 V reference) and 0 V to AV<sub>DD</sub>. It can operate in 12-bit or 8-bit mode. The DAC has a control register, DACCON, and two data registers, DACH/L. The DAC output can be programmed to appear at Pin 3 or Pin 12. It

should be noted that in 12-bit mode, the DAC voltage output will be updated as soon as the DACL data SFR has been written; therefore, the DAC data registers should be updated as DACH first followed by DACL. The 12-bit DAC data should be written into DACH/L right-justified such that DACL contains the lower eight bits, and the lower nibble of DACH contains the upper four bits.

Table XV. DACCON SFR Bit Designations

| Bit | Name   | Description  |
|-----|--------|--|
| 7   |        | Reserved for Future Use.   |
| 6   |        | Reserved for Future Use.   |
| 5   |        | Reserved for Future Use.   |
| 4   | DACPIN | DAC Output Pin Select.   |
|     |        | Set by the user to direct the DAC output to Pin 12 (P1.7/AIN4/DAC).                          |
|     |        | Cleared by user to direct the DAC output to Pin 3 (P1.2/DAC/IEXC1).                          |
| 3   | DAC8   | DAC 8-bit Mode Bit.  |
|     |        | Set by user to enable 8-bit DAC operation. In this mode the 8-bits in DACL SFR are routed to |
|     |        | the 8 MSBs of the DAC and the 4 LSBs of the DAC are set to zero.                             |
|     |        | Cleared by user to operate the DAC in its normal 12-bit mode of operation.                   |
| 2   | DACRN  | DAC Output Range Bit.  |
|     |        | Set by user to configure DAC range of $0 - AV_{DD}$ .  |
|     |        | Cleared by user to configure DAC range of $0 - 2.5V$ ( $V_{REF}$ ).                          |
| 1   | DACCLR | DAC Clear Bit.   |
|     |        | Set to '1' by user to enable normal DAC operation.   |
|     |        | Cleared to '0' by user to reset DAC data registers DACI/H to zero.                           |
| 0   | DACEN  | DAC Enable Bit.  |
|     |        | Set to '1' by user to enable normal DAC operation.   |
|     |        | Cleared to '0' by user to power-down the DAC.  |

DACH/L DAC Data Registers

Function DAC Data Registers, written by user to update the DAC output.

SFR Address DACL (DAC Data Low Byte) ->FBH
DACH (DAC Data High Byte) ->FCH

Power-On Default Value 00H ->Both Registers
Bit Addressable No ->Both Registers

#### Using the D/A Converter

The on-chip D/A converter architecture consists of a resistor string DAC followed by an output buffer amplifier, the functional equivalent of which is illustrated in Figure 30.




Figure 30. Resistor String DAC Functional Equivalent

Features of this architecture include inherent guaranteed monotonicity and excellent differential linearity. As illustrated in Figure 30, the reference source for each DAC is user selectable in software. It can be either  $AV_{DD}$  or  $V_{REF}$ . In 0-to- $AV_{DD}$  mode, the DAC output transfer function spans from 0V to the voltage at the  $AV_{DD}$  pin. In 0-to- $V_{REF}$  mode, the DAC output transfer function spans from 0V to the internal  $V_{REF}$  (2.5V). The DAC output buffer amplifier features a true rail-to-rail output stage implementation. This means that, unloaded, each output is capable of swinging to within less than 100mV of both  $AV_{DD}$  and ground. Moreover, the DAC's linearity specification (when driving a  $10K\Omega$  resistive load to ground) is guaranteed through the full transfer function except codes 0 to 48, and, in 0-to- $AV_{DD}$  mode only, codes 3945 to 4095.

Linearity degradation near ground and  $V_{\rm DD}$  is caused by saturation of the output amplifier, and a general representation of its effects (neglecting offset & gain error) is illustrated in Figure 31. The dotted line in Figure 31 indicates the *ideal* transfer function, and the solid line represents what the transfer function might look like with endpoint non-linearities due to saturation of the output amplifier.

# ADuC834

Note that Figure 31 represents a transfer function in 0-to- $V_{\rm DD}$  mode only. In 0-to- $V_{\rm REF}$  mode (with  $V_{\rm REF} < V_{\rm DD}$ ) the lower non-linearity would be similar, but the upper portion of the transfer function would follow the "ideal" line right to the end, showing no signs of endpoint linearity errors.




Figure 31. Endpoint Non-linearities due to Amplifier Saturation.

The endpoint non-linearities conceptually illustrated in Figure 31 get worse as a function of output loading. Most of the ADuC834's datasheet specifications assume a  $10K\Omega$  resistive load to ground at the DAC output. As the output is forced to source or sink more current, the nonlinear regions at the top or bottom (respectively) of Figure 31 become larger. With larger current demands, this can significantly limit output voltage swing. Figure 32 & Figure 33 illustrate this behavior. It should be noted that the upper trace in each of these figures is only valid for an output range selection of 0-to-AV<sub>DD</sub>. In 0to- $V_{\tiny \mbox{\tiny DEE}}$  mode, DAC loading will not cause high-side voltage drops as long as the reference voltage remains below the upper trace in the corresponding figure. For example, if  $AV_{DD}=3V$  &  $V_{\scriptscriptstyle REF}$ =2.5V, the high-side voltage will not be affected by loads less than 5mA. But somewhere around 7mA the upper curve in Figure 33 drops below 2.5V  $(V_{\text{REF}})$  indicating that at these higher currents the output will not be capable of reaching  $V_{REF}$ 




Figure 32. Source and Sink Current Capability with  $V_{REF} = V_{DD} = 5V$ 




Figure 33. Source & Sink Current Capability with  $V_{RFF} = V_{DD} = 3V$ 

For larger loads the current drive capability may not be sufficient. In order to increase the Source & Sink current capability of the DACs an external buffer should be added, as shown in figure 34.




Figure 34. Buffering the DAC outputs

The DAC output buffer also features a high-impedance disable function. In the chip's default power-on state, both DACs are disabled, and their outputs are in a high-impedance state (or "tri-state") where they remain inactive until enabled in software.

This means that if a zero output is desired during power-up or power-down transient conditions, then a pull-down resistor must be added to each DAC output. Assuming this resistor is in place, the DAC outputs will remain at ground potential whenever the DAC is disabled.

# PULSE WIDTH MODULATOR BLOCK (PWM)

The PWM is one of the new features of the ADuC834 over the ADuC824. The PWM can be configured as a  $\Sigma\Delta$  DAC with up to 16-bits of resolution or as a PWM with variable resolution. The PWM is widely programmable in terms input clock, clock dividers and PWM mode to produce a highly flexible PWM. A block diagram of the PWM is shown in figure X, with each of the modes explained overleaf.

The PWM uses 5 extra SFRs; the control SFR, PWMCON, and 4 data SFRs PWM0H, PWM0L, PWM1H and PWM1L.

PWMCON (as described below) controls the different modes as well as the clock frequency.

PWM0H/L and PWM1H/L are the data regaisters that determine the outputs at P1.0 and P1.1.




Figure 35. PWM Block Diagram

## PWMCON PWM Control SFR

SFR Address AEh
Power-On Default Value 00h
Bit Addressable No

### Table XVI. PWMCON SFR Bit Designations

| Bit    | Name           | Description  |
|--------|----------------|--|
| 7      | _              | Reserved for future use  |
|        | 1.600          |  |
| 6      | MD2            | PWM Mode Bits  |
| 5      | MD1            | The MD2/1/0 bits choose the PWM mode as follows  |
| 4      | MD0            | MD2 MD1 MD0 Mode   |
|        |                | 0 0 Mode 0: PWM Disabled   |
|        |                | 0 0 1 Mode 1: Single variable resolution PWM   |
|        |                | 0 1 0 Mode 2: Twin 8-bit PWM   |
|        |                | 0 1 1 Mode 3: Twin 16-bit PWM  |
|        |                | 1 0 0 Mode 4: Dual NRZ 16-bit $\Sigma\Delta$ DAC   |
|        |                | 1 0 1 Mode 5: Dual 8-bit PWM   |
|        |                | 1 1 0 Mode 6: Dual RZ 16-bit ΣΔ DAC  |
|        |                | 1 1 Reserved for future use  |
| 3      | CDIV1          | PWM Clock Divider  |
| 2      | CDIV0          | Scale the clock source for the PWM counter as shown below.   |
|        |                | CDIV1 CDIV0 Description  |
|        |                | 0 0 PWM Counter = Selected Clock /1  |
|        |                | 0 1 PWM Counter = Selected Clock /4  |
|        |                | 1 0 PWM Counter = Selected Clock /16   |
|        |                | 1 PWM Counter = Selected Clock /64   |
| 1      | CSEL1          | PWM Clock Divider  |
| 1<br>0 | CSEL1<br>CSEL0 | Select the clock source for the PWM as shown below.  |
| U      | CSELU          |  |
|        |                | CSEL1 CSEL0 Description  |
|        |                | $\begin{array}{ccc} 0 & 0 & \text{PWM Clock} = f_{\text{XTAL}}/15 \\ 0 & 1 & \text{PWM Clock} \end{array}$ |
|        |                | 0 1 PWM Clock = $f_{XTAL}$   |
|        |                | 1 0 PWM Clock = External Interrupt on P3.4/T0  |
|        |                | 1 1 PWM Clock = $f_{VCO}(12.58MHz)$  |

# ADuC834

### PWM MODES OF OPERATION

# MODE 0: PWM disblabled

The PWM is disabled allowing P1.0 and P1.1 be used as normal.

# **MODE 1: Single Variable resolution PWM**

In this mode both the pulse length and the cycle time (period) are programmable in user code allowing the resolution of the PWM to be variable.

PWM1H/L sets the period of the output waveform. Setting PWM1H/L to 65536 gives a 16-bit PWM with a maximum output rate of 192Hz (12.583MHz/65536). Setting PWM1H/L to 4096 gives a 12-bit PWM with a maximum output rate of 3072Hz (12.583MHz/4096). Reducing PWM1H/L reduces the resolution but increases the maximum output rate of the PWM.

PWM0H/L sets the width of the output waveform as shown in the diagram below.




Figure 36. ADuC834 PWM in Mode 1

#### **MODE 2: Twin 8-bit PWM**

In this mode both the pulse and cycle time (period) are programmable however the maximum resolution of the PWM output is 8-bits.

PWM1L sets the period for both PWM outputs. Typically this will be set to 255 (FFh) to give an 8-bit PWM although it is possible to reduce this as necessary. A value of 100 is loaded here to give a percentage PWM (i.e. the PWM is accurate to 1%).

The ouputs of the PWM at P1.0 and P1.1 are shown in the diagram below. As can be seen the output of PWM0 (P1.0) goes low when the PWM counter equals PWM0L. The output of PWM1 (P1.1) goes high when the PWM counter equals PWM1H and goes low again when the PWM counter equals PWM0H. Often PWM1H will be set to 0 so that both outputs start simultaneously.




Figure 37. PWM Mode 2

#### **MODE 3: Twin 16-bit PWM**

In this mode the pulse is programmable but the cycle time (period) is fixed. The PWM counter is fixed to count from 0 to 65536 giving a fixed 16-bit resolution. This means that the maximum output of the PWM is 192Hz.

As shown below while the PWM counter is less than PWM0H/L then the output of PWM0 (P1.0) is high. Once the PWM counter equals PWM0H/L then PWM0 (P1.0) goes low and remains low until the PWM counter is rolls over.

Similarly while the PWM counter is less than PWM1H/L then the output of PWM1 (P1.1) is high. Once the PWM counter equals PWM1H/L then PWM1 (P1.1) goes low and remains low until the PWM counter is rolls over.

In this mode PWMs must be synchronised. i.e. Both PWM0 (P1.0) and PWM1 (P1.1) go high at the same time.




Figure 38. PWM Mode 3

#### MODE 4: Dual NRZ 16-bit ΣΔ DAC

Mode 4 provides a high speed PWM output similar to that of a  $\Sigma\Delta$  DAC. Typically this mode will be used with the 12.58MHz clock.

In this mode P1.0 and P1.1 are updated every PWM clock (80ns in the case of 12.58MHz). Over any 65536 cycles (16 bit PWM) PWM0 (P1.0) is high for PWM0H/L cycles and low for 65536 - PWM0H/L. Similarly PWM1 (P1.1) is high for PWM1H/L cycles during this same time.

For lower resolution, higher speed DAC outputs write 0's to the LSBs that are not required. If for example only 12 bit performance is required then write 0's to the 4LSBs. This means that 12 bit accuracy in the PWM output can occur at 3kHz. Similary writing 0's to the 8LSBs gives 8 bit accuracy at 49kHz.

e.g. if PWM0H was set to 4010H (slightly above one quater of FS) then typically P1.0 will be low for three clocks and high for one clock (each clock is 80ns appox). Over every 65536 clocks the PWM will compromise for the fact that the output should be slightly above one quater of fullscale by leaving the output high for two clocks in four every so often.




Figure 39. PWM Mode 4

# **MODE 5: Dual 8-bit PWM**

In this mode both the pulse and cycle time (period) are independently programmable by using the high and low bytes of the PWM counters independently. The output resolution and period are set by the PWM1L and PWM1H registers for the P1.0 and P1.1 outputs respectively. PWM0L and PWM0H will set the width of the high pulse for the P1.0 and P1.1 outputs respectively. Both channels have same clock source and clock divider.




Figure 40. PWM Mode 5

### MODE 6: Dual RZ 16-bit ΣΔ DAC

Mode 6 provides the exact same functionality as mode 4 except that in this mode the PWM output is ANDed with the PWM clock. i.e. every output 1 is only high for half a clock and low for the other half clock. This return to zero (RZ) mode reduces any errors due to mismatch between rise time and fall time of the PWM outputs and is recommended over mode 4 for accurate PWM outputs.

The disadvantage of this mode is that the dynamic range of the PWM output is halved from 0->DV<sub>DD</sub> to 0->DV<sub>DD</sub>/2.

e.g. if PWM0H was set to 4010H (slightly above one quater of FS) then typically P1.0 will be low for three full clocks (3 x 80ns), high for half a clock (40ns) and then low again for half a clock (40ns) before repeating itself. Over every 65536 clocks the PWM will compromise for the fact that the output should be slightly above one quater of fullscale by leaving the output high for two half clocks in four every so often.




Figure 41. PWM Mode 6

# ADuC834

# **ON-CHIP PLL**

The ADuC834 is intended for use with a 32.768 kHz watch crystal. A PLL locks onto a multiple (384) of this to provide a stable 12.582912 MHz clock for the system. The core can operate at this frequency or at binary submultiples of it to allow power saving in cases where maximum core performance is not required. The default core clock is the PLL

clock divided by 8 or 1.572864 MHz. The ADC clocks are also derived from the PLL clock, with the modulator rate being the same as the crystal oscillator frequency. The above choice of frequencies ensures that the modulators and the core will be synchronous, regardless of the core clock rate. The PLL control register is PLLCON.

PLL Control Register

SFR Address D7H
Power-On Default Value 03H
Bit Addressable No

# Table XVII. PLLCON SFR Bit Designations

| Bit | Name   | Descrip                      | ption           |                  |   |  |  |
|-----|--------|------------------------------|-----------------|------------------|---|--|--|
| 7   | OSC_PD | Oscillat                     | or Power-do     | wn Bit.          |   |  |  |
|     |        | Set by u                     | ser to halt t   | he 32 kHz osci   | illator in power-down mode.   |  |  |
|     |        |                              |                 |                  | Hz oscillator in power-down mode.                                   |  |  |
|     |        |                              |                 |                  | tinue counting even in power-down mode.                             |  |  |
| 6   | LOCK   | PLL Lo                       | ck Bit.         |                  | •   |  |  |
|     |        | This is a                    | a read only b   | it.              |   |  |  |
|     |        | Set auto                     | matically at    | power-on to in   | dicate the PLL loop is correctly tracking the crystal clock. If the |  |  |
|     |        | externa                      | crystal beco    | omes subseque    | ently disconnected the PLL will rail and the core will halt.        |  |  |
|     |        | Cleared                      | automaticall    | y at power-on    | to indicate the PLL is not correctly tracking the crystal clock.    |  |  |
|     |        | This ma                      | y be due to     | he absence of    | a crystal clock or an external crystal at power-on. In this mode,   |  |  |
|     |        | the PLI                      | output can      | be 12.58 MH      | $z \pm 20\%$ .  |  |  |
| 5   |        | Reserve                      | d for future    | use; should be   | written with '0.'   |  |  |
| 4   | LTEA   | Reading                      | g this bit retu | irns the state o | f the external <i>EA</i> pin latched at reset or power-on.          |  |  |
| 3   | FINT   | Fast Interrupt Response Bit. |                 |                  |   |  |  |
|     |        |                              |                 |                  | any interrupt to be executed at the fastest core clock frequency,   |  |  |
|     |        |                              |                 |                  | e CD2-0 bits (see below). After user code has returned from an      |  |  |
|     |        |                              |                 |                  | xecution at the core clock selected by the CD2-0 bits.              |  |  |
|     |        |                              |                 |                  | interrupt response feature.   |  |  |
| 2   | CD2    |                              |                 | Divider Bits.    |   |  |  |
| 1   | CD1    |                              |                 |                  | ency at which the microcontroller core will operate.                |  |  |
| 0   | CD0    | CD2                          | CD1             | CD0              | Core Clock Frequency (MHz)  |  |  |
|     |        | 0                            | 0               | 0                | 12.582912   |  |  |
|     |        | 0                            | 0               | 1                | 6.291456  |  |  |
|     |        | 0                            | 1               | 0                | 3.145728  |  |  |
|     |        | 0                            | 1               | 1                | 1.572864 (Default Core Clock Frequency)                             |  |  |
|     |        | 1                            | 0               | 0                | 0.786432  |  |  |
|     |        | 1                            | 0               | 1                | 0.393216  |  |  |
|     |        | 1                            | 1               | 0                | 0.196608  |  |  |
|     |        | 1                            | 1               | 1                | 0.098304  |  |  |

### TIME INTERVAL COUNTER (TIC)

A time interval counter is provided on-chip for:

- counting longer intervals than the standard 8051-compatible timers are capable of
- periodically the part up from power down
- implementing a Real Time Clock

The TIC is capable of timeout intervals ranging from 1/128th second to 255 hours. Furthermore, this counter is clocked by the crystal oscillator rather than the PLL and thus has the ability to remain active in power-down mode and time long power-down intervals. This has obvious applications for remote battery-powered sensors where regular widely spaced readings are required.

If the TIC is being used as a real time clock (TCEN is set) then the TCEN bit itself and the HTHSEC, SEC, MIN and HOUR registers do not get reset after a hardware or watchdog timer reset. This is to prevent the need to recalibrate the real time clock after a reset. However, these registers will get reset to 00h after a power cycle (independent of TCEN) or after any reset if TCEN is clear.

Six SFRs are associated with the time interval counter, TIMECON being its control register. Depending on the configuration of the ITO and IT1 bits in TIMECON, the selected time counter register overflow will clock the interval counter. When this counter is equal to the time interval value loaded in the INTVAL SFR, the TII bit (TIMECON.2) is set and generates an interrupt if enabled (See IEIP2 SFR description under Interrupt System later in this data sheet.) If the ADuC834 is in power-down mode, again with TIC interrupt enabled, the TII bit will wake up the device and resume code execution by vectoring directly

to the TIC interrupt service vector address at 0053 hex. The TIC-related SFRs are described in Table XVIII. Note also that the timebase SFRs can be written initially with the current time, the TIC can then be controlled and accessed by user software. In effect, this facilitates the implementation of a real-time clock. A block diagram of the TIC is shown in Figure 42.




Figure 42. TIC, Simplified Block Diagram

### Table XVIII. TIMECON SFR Bit Designations

| Bit | Name | Description  |
|-----|------|--|
| 7   |      | Reserved for Future Use.   |
| 6   |      | Reserved for Future Use. For future product code compatibility this bit should be written as a '1.'    |
| 5   | ITS1 | Interval Timebase Selection Bits.  |
| 4   | ITS0 | Written by user to determine the interval counter update rate.   |
|     |      | ITS1 ITS0 Interval Timebase  |
|     |      | 0 0 1/128 Second   |
|     |      | 0 1 Seconds  |
|     |      | 1 0 Minutes  |
|     |      | 1 1 Hours  |
| 3   | STI  | Single Time Interval Bit.  |
|     |      | Set by user to generate a single interval timeout. If set, a timeout will clear the TIEN bit.          |
|     |      | Cleared by user to allow the interval counter to be automatically reloaded and start counting again at |
|     |      | each interval timeout.   |
| 2   | TII  | TIC Interrupt Bit.   |
|     |      | Set when the 8-bit Interval Counter matches the value in the INTVAL SFR.                               |
|     |      | Cleared by user software.  |
| 1   | TIEN | Time Interval Enable Bit.  |
|     |      | Set by user to enable the 8-bit time interval counter.   |
|     |      | Cleared by user to disable and clear the contents of the interval counter.                             |
| 0   | TCEN | Time Clock Enable Bit.   |
|     |      | Set by user to enable the time clock to the time interval counters.                                    |
|     |      | Cleared by user to disable the clock to the time interval counters and clear the time interval SFRs.   |
|     |      | The time registers (HTHSEC, SEC, MIN and HOUR) can be written while TCEN is low.                       |

# ADuC834

INTVAL User Time Interval Select Register

Function User code writes the required time interval to this register. When the 8-bit interval counter is equal

to the time interval value loaded in the INTVAL SFR, the TII bit (TIMECON.2) bit is set and generates an interrupt if enabled. (See IEIP2 SFR description under Interrupt System later in this

data sheet.)

SFR Address A6H Power-On Default Value 00H Bit Addressable No

Valid Value 0 to 255 decimal

HTHSEC Hundredths Seconds Time Register

Function This register is incremented in (1/128) second intervals once TCEN in TIMECON is active. The

HTHSEC SFR counts from 0 to 127 before rolling over to increment the SEC time register.

SFR Address A2H
Power-On Default Value 00H
Bit Addressable No

Valid Value 0 to 127 decimal

SEC Seconds Time Register

Function This register is incremented in 1-second intervals once TCEN in TIMECON is active. The SEC

SFR counts from 0 to 59 before rolling over to increment the MIN time register.

SFR Address A3H Power-On Default Value 00H Bit Addressable No

Valid Value 0 to 59 decimal

MIN Minutes Time Register

Function This register is incremented in 1-minute intervals once TCEN in TIMECON is active. The MIN

counts from 0 to 59 before rolling over to increment the HOUR time register.

SFR Address A4H Power-On Default Value 00H Bit Addressable No

Valid Value 0 to 59 decimal

**HOUR** Hours Time Register

Function This register is incremented in 1-hour intervals once TCEN in TIMECON is active. The HOUR

SFR counts from 0 to 23 before rolling over to 0.

SFR Address A5H
Power-On Default Value 00H
Bit Addressable No

Valid Value 0 to 23 decimal

#### WATCHDOG TIMER

The purpose of the watchdog timer is to generate a device reset or interrupt within a reasonable amount of time if the ADuC834 enters an erroneous state, possibly due to a programming error, electrical noise, or RFI. The Watchdog function can be disabled by clearing the WDE (Watchdog Enable) bit in the Watchdog Control (WDCON) SFR. When enabled; the watchdog circuit will generate a system reset or interrupt (WDS) if the user program fails to set the watchdog (WDE) bit within a predeter-

mined amount of time (see PRE3-0 bits in WDCON). The watchdog timer itself is a 16-bit counter that is clocked at 32.768 kHz. The watchdog time-out interval can be adjusted via the PRE3-0 bits in WDCON. Full Control and Status of the watchdog timer function can be controlled via the watchdog timer control SFR (WDCON). The WDCON SFR can only be written by user software if the double write sequence described in WDWR below is initiated on every write access to the WDCON SFR.

WDCON Watchdog Timer Control Register

SFR Address C0H Power-On Default Value 10H Bit Addressable Yes

**Table XIX. WDCON SFR Bit Designations** 

| Bit | Name | Descript  | ion       |                     |             |                             |  |
|-----|------|-----------|-----------|---------------------|-------------|-----------------------------|--|
| 7   | PRE3 | Watchdo   | g Timer   | Prescale B          | its.        |                             |  |
| 3   | PRE2 | The Wate  | chdog ti  | meout perio         | od is given | by the equation: $t_{WD} =$ | $(2^{\text{PRE}} \times (2^9/f_{\text{PLL}}))$ |
| 5   | PRE1 |           |           | $_{\rm L} = 32.768$ |             | J 1 WE                      |  |
| Į.  | PRE0 |           | PRE2      | PRE1                | PRE0        | Timout Period (ms)          | Action   |
|     |      |           | 0         | 0                   | 0           | 15.6                        | Reset or Interrupt                             |
|     |      |           | 0         | 0                   | 1           | 31.2                        | Reset or Interrupt                             |
|     |      |           | 0         | 1                   | 0           | 62.5                        | Reset or Interrupt                             |
|     |      |           | 0         | 1                   | 1           | 125                         | Reset or Interrupt                             |
|     |      |           | 1         | 0                   | 0           | 250                         | Reset or Interrupt                             |
|     |      |           | 1         | 0                   | 1           | 500                         | Reset or Interrupt                             |
|     |      |           | 1         | 1                   | 0           | 1000                        | Reset or Interrupt                             |
|     |      |           | 1         | 1                   | 1           | 2000                        | Reset or Interrupt                             |
|     |      |           | 0         | 0                   | 0           | 0.0                         | Immediate Reset                                |
|     |      | PRE3-0    |           | -                   | •           |                             | Reserved                                       |
|     | WDIR |           |           | upt Respon          | se Enable   | Bit.                        |  |
|     |      |           |           |                     |             |                             | rrupt response instead of a                    |
|     |      |           |           |                     |             |                             | This interrupt is not disabled by              |
|     |      |           |           |                     |             |                             | errupt. If the watchdog is not                 |
|     |      |           |           |                     |             |                             | a timer. The prescaler is used to              |
|     |      |           |           |                     |             |                             | (See also Note 1, Table XXXIX                  |
|     |      |           |           | System sect         |             | rrupt will be generated.    | (See also Note 1, Table AAA12                  |
| ,   | WDS  |           |           |                     | 1011.)      |                             |  |
| ,   | WDS  | Watchdo   |           |                     | llan ta ind | ingto that a watchdag tin   | manut has assumed                              |
|     |      |           |           |                     |             | icate that a watchdog tin   |  |
|     | WDE  |           |           |                     | an extern   | iai nardware reset. It is r | not cleared by a watchdog reset.               |
|     | WDE  | Watchdo   |           |                     | 11.         | 1 1 1                       | (4)  |
|     |      |           |           |                     |             |                             | '1' is not written to this bit                 |
|     |      |           |           |                     |             |                             | a reset or interrupt, depending or             |
|     |      |           |           |                     |             | onditions, User writes '0,  | ' Watchdog Reset (WDIR = '0')                  |
|     |      |           |           | PSM Inter           |             |                             |  |
| 1   | WDWR |           |           | Enable Bit.         |             |                             |  |
|     |      |           |           |                     |             |                             | on sequence. The WDWR bit                      |
|     |      | must be s | set and t | the very nex        | t instructi |                             | uction to the WDCON SFR.                       |
|     |      | e.g.,     | CLR       | EΑ                  |             | ; disable inter             | rrupts while writing                           |
|     |      |           |           |                     |             | ; to WDT                    |  |
|     |      |           | SETB      | WDWR                |             | ; allow write               | to WDCON                                       |
|     |      |           | MOV       | WDCON,              | #72h        | ; enable WDT f              |  |
|     | 1    | 1         |           |                     |             |                             |  |

# ADuC834

### **POWER SUPPLY MONITOR**

As its name suggests, the Power Supply Monitor, once enabled, monitors both supplies (AVDD or DVDD) on the ADuC834. It will indicate when any of the supply pins drop below one of four user-selectable voltage trip points from 2.63 V to 4.63 V. For correct operation of the Power Supply Monitor function,  $AV_{\rm DD}$  must be equal to or greater than 2.7 V. Monitor function is controlled via the PSMCON SFR. If enabled via the IEIP2 SFR, the monitor will interrupt the

core using the PSMI bit in the PSMCON SFR. This bit will not be cleared until the failing power supply has returned above the trip point for at least 250 ms. This monitor function allows the user to save working registers to avoid possible data loss due to the low supply condition, and also ensures that normal code execution will not resume until a safe supply level has been well established. The supply monitor is also protected against spurious glitches triggering the interrupt circuit.

PSMCON Power Supply Monitor Control Register

SFR Address DFH
Power-On Default Value DEH
Bit Addressable No

Table XX. PSMCON SFR Bit Designations

| Bit | Name   | Description   |
|-----|--------|---|
| 7   | CMPD   | DVDD Comparator Bit   |
|     |        | This is a read-only bit and directly reflects the state of the DVDD comparator.                   |
|     |        | Read '1' indicates the DVDD supply is above its selected trip point.                              |
|     |        | Read '0' indicates the DVDD supply is below its selected trip point.                              |
| 6   | CMPA   | AVDD Comparator Bit.  |
|     |        | This is a read-only bit and directly reflects the state of the AVDD comparator.                   |
|     |        | Read '1' indicates the AVDD supply is above its selected trip point.                              |
|     |        | Read '0' indicates the AVDD supply is below its selected trip point.                              |
| 5   | PSMI   | Power Supply Monitor Interrupt Bit.   |
|     |        | This bit will be set high by the MicroConverter if either CMPA or CMPD are low, indicating        |
|     |        | low analog or digital supply. The PSMI bit can be used to interrupt the processor. Once CMPD      |
|     |        | and/or CMPA return (and remain) high, a 250 ms counter is started. When this counter times        |
|     |        | out, the PSMI interrupt is cleared. PSMI can also be written by the user. However, if either com- |
|     |        | parator output is low, it is not possible for the user to clear PSMI.                             |
| 4   | TPD1   | DVDD Trip Point Selection Bits.   |
| 3   | TPD0   | These bits select the DVDD trip-point voltage as follows:   |
|     |        | TPD1 TPD0 Selected DVDD Trip Point (V)  |
|     |        | 0 0 4.63  |
|     |        | 0 1 3.08  |
|     |        | 1 0 2.93  |
|     |        | 1 1 2.63  |
| 2   | TPA1   | AVDD Trip Point Selection Bits.   |
| 1   | TPA0   | These bits select the AVDD trip-point voltage as follows:   |
|     |        | TPA1 TPA0 Selected AVDD Trip Point (V)  |
|     |        | 0 0 4.63  |
|     |        | 0 1 3.08  |
|     |        | 1 0 2.93  |
| 0   | DOMENI | 1 1 2.63  |
| 0   | PSMEN  | Power Supply Monitor Enable Bit.  |
|     |        | Set to '1' by the user to enable the Power Supply Monitor Circuit.                                |
|     |        | Cleared to '0' by the user to disable the Power Supply Monitor Circuit.                           |

#### SERIAL PERIPHERAL INTERFACE

The ADuC834 integrates a complete hardware Serial Peripheral Interface (SPI) interface on-chip. SPI is an industry standard synchronous serial interface that allows eight bits of data to be synchronously transmitted and received simultaneously, i.e., full duplex. It should be noted that the SPI pins SCLOCK and MOSI are multiplexed with the digital output pins D0 and D1. This pins are controlled via the DCON SFR only if SPE is clear. SPI can be configured for Master or Slave operation and typically consists of four pins, namely:

#### SCLOCK (Serial Clock I/O Pin), Pin#26

The master clock (SCLOCK) is used to synchronize the data being transmitted and received through the MOSI and MISO data lines. A single data bit is transmitted and received in each SCLOCK period. Therefore, a byte is transmitted/received after eight SCLOCK periods. The SCLOCK pin is configured as an output in master mode and as an input in slave mode. In master mode the bit-rate, polarity and phase of the clock are controlled by the CPOL, CPHA, SPR0 and SPR1 bits in the SPICON SFR (see Table XXI below). In slave mode the SPICON register will have to be configured with the phase and polarity (CPHA and CPOL) as the master as for both master and slave mode the data is transmitted on one edge of the SCLOCK signal and sampled on the other.

### MISO (Master In, Slave Out Data I/O Pin), Pin#14

The MISO (master in slave out) pin is configured as an input line in master mode and an output line in slave mode. The MISO line on the master (data in) should be connected to the MISO line in the slave device (data out). The data is transferred as byte wide (8-bit) serial data, MSB first.

### MOSI (Master Out, Slave In Pin), Pin#27

The MOSI (master out slave in) pin is configured as an output line in master mode and an input line in slave mode. The MOSI line on the master (data out) should be connected to the MOSI line in the slave device (data in). The data is transferred as byte wide (8-bit) serial data, MSB first.

#### SS (Slave Select Input Pin), Pin#13

The Slave Select (*SS*) input pin is only used when the ADuC834 is configured in SPI slave mode. This line is active low. Data is only received or transmitted in slave mode when the *SS* pin is low, allowing the ADuC834 to be used in single master, multislave SPI configurations. If CPHA = 1 then the *SS* input may be permanently pulled low. With CPHA = 0 then the *SS* input must be driven low before the first bit in a byte wide transmission or reception and return high again after the last bit in that byte wide transmission or reception. In SPI Slave Mode, the logic level on the external *SS* pin (Pin# 13), can be read via the SPR0 bit in the SPICON SFR.

The following SFR registers are used to control the SPI interface.

Table XXI. SPICON SFR Bit Designations

| Name  | Description  |
|-------|--|
| ISPI  | SPI Interrupt Bit.   |
|       | Set by MicroConverter at the end of each SPI transfer.   |
|       | Cleared directly by user code or indirectly by reading the SPIDAT SFR                                |
| WCOL  | Write Collision Error Bit.   |
|       | Set by MicroConverter if SPIDAT is written to while an SPI transfer is in progress.                  |
|       | Cleared by user code.  |
| SPE   | SPI Interface Enable Bit.  |
|       | Set by user to enable the SPI interface.   |
|       | Cleared by user to allow the DCON SFR control the digital output pins D0 and D1                      |
| SPIM  | SPI Master/Slave Mode Select Bit.  |
|       | Set by user to enable Master Mode operation (SCLOCK is an output).                                   |
|       | Cleared by user to enable Slave Mode operation (SCLOCK is an input).                                 |
| CPOL  | Clock Polarity Select Bit.   |
|       | Set by user if SCLOCK idles high.  |
| CDITA | Cleared by user if SCLOCK idles low.   |
| СРНА  | Clock Phase Select Bit.  |
|       | Set by user if leading SCLOCK edge is to transmit data.  |
| CDD4  | Cleared by user if trailing SCLOCK edge is to transmit data.   |
|       | SPI Bit-Rate Select Bits.  |
| SPRU  | These bits select the SCLOCK rate (bit-rate) in Master Mode as follows:  SPR1 SPR0 Selected Bit Rate |
|       |  |
|       | $egin{array}{cccc} 0 & 0 & \mathrm{f_{CORE}/2} \ 0 & 1 & \mathrm{f_{CORE}/4} \ \end{array}$          |
|       | CORE   |
|       | $egin{array}{cccccccccccccccccccccccccccccccccccc$   |
|       | In SPI Slave Mode, i.e., SPIM = 0, the logic level on the external SS pin (Pin# 13), can be read     |
|       | via the SPR0 bit.  |
|       | ISPI<br>WCOL   |

NOTE

The CPOL and CPHA bits should both contain the same values for master and slave devices.

# ADuC834

SPIDAT SPI Data Register

Function The SPIDAT SFR is written by the user to transmit data over the SPI interface or read by user

code to read data just received by the SPI interface.

SFR Address F7H
Power-On Default Value 00H
Bit Addressable No

### **Using the SPI Interface**

Depending on the configuration of the bits in the SPICON SFR shown in Table XXI, the ADuC834 SPI interface will transmit or receive data in a number of possible modes. Figure 43 shows all possible ADuC834 SPI configurations and the timing relationships and synchronization between the signals involved. Also shown in this figure is the SPI interrupt bit (ISPI) and how it is triggered at the end of each byte-wide communication.




Figure 43. ADuC834, SPI Timing, All Modes

#### SPI Interface—Master Mode

In master mode, the SCLOCK pin is always an output and generates a burst of eight clocks whenever user code writes to the SPIDAT register. The SCLOCK bit rate is determined by SPRO and SPR1 in SPICON. It should also be noted that the SS pin is not used in master mode. If the ADuC834 needs to assert the SS pin on an external slave device, a Port digital output pin should be used.

In master mode a byte transmission or reception is initiated by a write to SPIDAT. Eight clock periods are generated via the SCLOCK pin and the SPIDAT byte being transmitted via MOSI. With each SCLOCK period a data bit is also sampled via MISO. After eight clocks, the transmitted byte will have been completely transmitted and the input byte will be waiting in the input shift register. The ISPI flag will be set automatically and an interrupt will occur if enabled. The value in the shift register will be latched into SPIDAT.

### SPI Interface—Slave Mode

In slave mode the SCLOCK is an input. The *SS* pin must also be driven low externally during the byte communication. Transmission is also initiated by a write to SPIDAT. In slave mode, a data bit is transmitted via MISO and a data bit is received via MOSI through each input SCLOCK period. After eight clocks, the transmitted byte will have been completely transmitted and the input byte will be waiting in the input shift register. The ISPI flag will be set automatically and an interrupt will occur if enabled. The value in the shift register will be latched into SPIDAT only when the transmission/reception of a byte has been completed. The end of transmission occurs after the eighth clock has been received, if CPHA = 1 or when *SS* returns high if CPHA = 0.

#### **DUAL DATA POINTER**

The ADuC834 incorporates two data pointers. The second data pointer is a shadow data pointer and is selected via the data pointer control SFR (DPCON). DPCON also includes some nice features such as automatic hardware post increment and post decrement as well as automatic data pointer toggle. DPCON is described below.

**DPCON** Data Pointer Control SFR

SFR Address A7h Power-On Default Value 00h Bit Addressable No

### Table XXII. DPCON SFR Bit Designations

| Bit    | Name           | Description   |
|--------|----------------|---|
| 7      | -              | Reserved for future use   |
| 6      | DPT            | Data Pointer automatic toggle enable Cleared by user to disable auto swapping of the DPTR.  Set in user software to enable automatic toggling of the DPTR after each each MOVX or MOVC instruction.   |
| 5<br>4 | DP1m1<br>DP1m0 | Shadow Data Pointer Mode These two bits enable extra modes of the shadow data pointer operation allowing for more compact and more efficient code size and execution.  m1 m0 Behaviour of the Shadow Data Pointer 0 0 8052 Behaviour 0 1 DPTR is post incremented after a MOVX or a MOVC instruction 1 0 DPTR is post decremented after a MOVX or MOVC instruction 1 1 DPTR LSB is toggled after a MOVX or MOVC instruction (This instruction can be useful for moving 8 bit blocks to/from 16-bit devices) |
| 3 2    | DP0m1<br>DP0m0 | Main Data Pointer Mode These two bits enable extra modes of the main data pointer operation allowing for more compact and more efficient code size and execution.  m1 m0 Behaviour of the Main Data Pointer 0 0 8052 Behaviour 0 1 DPTR is post incremented after a MOVX or a MOVC instruction 1 0 DPTR is post decremented after a MOVX or MOVC instruction 1 1 DPTR LSB is toggled after a MOVX or MOVC instruction (This instruction can be useful for moving 8 bit blocks to/from 16-bit devices)       |
| 1      | -              | Not implemented to allow the INC DPCON instruction toggle the data pointer  |
| 0      | DPSEL          | Data Pointer select<br>Cleared by user to select the main data pointer. This means that the contents of this 24 bit register is placed into the 3 SFRs DPL, DPH and DPP.<br>Set by the user to select the shadow data pointer. This means that the contents of a separate 24 bit register appears in the 3 SFRs DPL, DPH and DPP.   |

Note 1: This is the only place where the main and shadow data pointers are distinguished. Everywhere else in this datasheet wherever the DPTR is mentioned, operation on the active DPTR is implied.

Note 2: Only MOVC/MOVX @DPTR instructions are relevant above. MOVC/MOVX PC/@Ri instructions will not cause the DPTR to automatically post increment/decrement etc.

To illustrate the operation of DPCON, the following code will copy 256 bytes of code memory at address D000h into XRAM starting from address 0000h.

The following piece of code uses 16 bytes and 2054 cycles. To perform this on a standard 8051 requires approximately 33 bytes and 7172 cycles (depending on how its implemented).

```
MOV DPTR,#0
                     ; Main DPTR = 0
   MOV DPCON, #55h
                     ; Select shadow DPTR
                       DPTR1 increment mode,
                     ; DPTR0 increment mode
                     ; DPTR auto toggling ON
   MOV DPTR, #0D000h; Shadow DPTR = D000h
MOVELOOP:
   CLR A
   MOVC A, @A+DPTR
                     ; Get data
                     ; Post Inc DPTR
                     ; Swap to Main DPTR (Data)
   MOVX @DPTR, A
                     ; Put ACC in XRAM
                     ; Increment main DPTR
                     ; Swap Shadow DPTR (Code)
   MOV A, DPL
   JNZ MOVELOOP
```

# 8051-COMPATIBLE ON-CHIP PERIPHERALS

This section gives a brief overview of the various secondary peripheral circuits are also available to the user on-chip. These remaining functions are fully 8051-compatible and are controlled via standard 8051 SFR bit definitions.

### Parallel I/O Ports 0-3

The ADuC834 uses four input/output ports to exchange data with external devices. In addition to performing general-purpose I/O, some ports are capable of external memory operations; others are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Port 0 is an 8-bit open drain bidirectional I/O port that is directly controlled via the Port 0 SFR (SFR address = 80 hex). Port 0 pins that have 1s written to them via the Port 0 SFR will be configured as open drain and will therefore float. In that state, Port 0 pins can be used as high impedance inputs. An external pull-up resistor will be required on Port 0 outputs to force a valid logic high level externally. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-ups when emitting 1s.

Port 1 is also an 8-bit port directly controlled via the P1 SFR (SFR address = 90 hex). The Port 1 pins are divided into two distinct pin groupings.

P1.0 and P1.1 pins on Port 1 are bidirectional digital I/O pins with internal pull-ups. If P1.0 and P1.1 have 1s written to them via the P1 SFR, these pins are pulled high by the internal pull-up resistors. In this state they can also be used as inputs; as input pins being externally pulled low, they will source current because of the internal pull-ups. With 0s written to them, both these pins will drive a logic low output voltage (VOL) and will be capable of sinking 10 mA compared to the standard 1.6 mA sink capability on the other port pins. These pins also have various secondary functions described in Table XXIII.

**Table XXIII. Port 1, Alternate Pin Functions** 

| Pin  | Alternate Function                            |
|------|---|
| P1.0 | T2 (Timer/Counter 2 External Input)           |
|      | PWM0 (PWM0 output at this pin)                |
| P1.1 | T2EX (Timer/Counter 2 Capture/Reload Trigger) |
|      | PWM1 (PWM1 output at this pin)                |

The remaining Port 1 pins (P1.2–P1.7) can only be configured as Analog Input (ADC), Analog Output (DAC) or Digital Input pins. By (power-on) default these pins are configured as Analog Inputs, i.e., '1' written in the corresponding Port 1 register bit. To configure any of these pins as digital inputs, the user should write a '0' to these port bits to configure the corresponding pin as a high impedance digital input.

Port 2 is a bidirectional port with internal pull-up resistors directly controlled via the P2 SFR (SFR address = A0 hex). Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors and, in that state, they can be used as inputs. As inputs, Port 2 pins being pulled externally low will source current because of the internal pull-up resistors. Port 2 emits the

high order address bytes during fetches from external program memory and middle and high order address bytes during accesses to the 16-bit external data memory space.

Port 3 is a bidirectional port with internal pull-ups directly controlled via the P2 SFR (SFR address = B0 hex). Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and in that state they can be used as inputs. As inputs, Port 3 pins being pulled externally low will source current because of the internal pull-ups. Port 3 pins also have various secondary functions described in Table XXIV.

Table XXIV. Port 3. Alternate Pin Functions

| Pin  | Alternate Function                     |
|------|--|
| P3.0 | RXD (UART Input Pin)                   |
|      | (or Serial Data I/O in Mode 0)         |
| P3.1 | TXD (UART Output Pin)                  |
|      | (or Serial Clock Output in Mode 0)     |
| P3.2 | /NTO (External Interrupt 0)            |
| P3.3 | /NT1 (External Interrupt 1)            |
| P3.4 | T0 (Timer/Counter 0 External Input)    |
| P3.5 | T1 (Timer/Counter 1 External Input)    |
| P3.6 | WR (External Data Memory Write Strobe) |
| P3.7 | RD (External Data Memory Read Strobe)  |

The alternate functions of P1.0, P1.1, and Port 3 pins can only be activated if the corresponding bit latch in the P1 and P3 SFRs contains a 1. Otherwise, the port pin is stuck at 0. In the case of the PWM outputs at P1.0 and P1.1, the PWM outputs will overwrite anything written to P1.0 or P1.1.

### **Additional Digital Ouput Pins**

Pins P1.0 and P1.1 can be used to provide high current (10mA sink) general purpose I/O. In addition to P1.0 and P1.1, two more high current (8mA sink) **outputs** are provided at D0 and D1. If the SPE bit (in SPICON) is clear, the two extra high current digital ouputs, D0 and D1, are controlled via the DCON SFR as follows:

Table XXV. DCON SFR description

| Bit | Name | Description   |
|-----|------|---|
| 7   | D1   | Data written to this bit will be outputted on the D1 pin if D1EN is set.  |
| 6   | D1EN | Set to enable the D1 bit as an ouput.                                     |
| 5   | D0   | Data written to this bit will be outputted on the DC0 pin if D0EN is set. |
| 4   |      |   |
| 3   | D0EN | Set to enable the D0 bit as an ouput.                                     |
| 2   |      |   |
| 1   |      |   |
| 0   |      |   |

# ADuC834

#### TIMERS/COUNTERS

The ADuC834 has three 16-bit Timer/Counters: Timer 0, Timer 1, and Timer 2. The Timer/Counter hardware has been included on-chip to relieve the processor core of the overhead inherent in implementing timer/counter functionality in software. Each Timer/Counter consists of two 8-bit registers THx and TLx (x=0,1 and 2). All three can be configured to operate either as timers or event counters.

In 'Timer' function, the TLx register is incremented every machine cycle. Thus one can think of it as counting machine cycles. Since a machine cycle consists of 12 core clock periods, the maximum count rate is 1/12 of the core clock frequency.

In 'Counter' function, the TLx register is incremented by a 1-to-0 transition at its corresponding external input pin, T0, T1, or T2. In this function, the external input is sampled during

S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since it takes two machine cycles (16 core clock periods) to recognize a 1-to-0 transition, the maximum count rate is 1/16 of the core clock frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it must be held for a minimum of one full machine cycle. Remember that the core clock frequency is programmed via the CD0-2 selection bits in the PLLCON SFR.

User configuration and control of the timers is achieved via three main SFRs. TMOD and TCON control the configuration of timers 0 and 1 while T2CON configures timer 2.

TMOD Timer/Counter 0 and 1 Mode Register

SFR Address 89H Power-On Default Value 00H Bit Addressable No

# Table XXVI. TMOD SFR Bit Designations

| Bit | Name | Description   |
|-----|------|---|
| 7   | Gate | Timer 1 Gating Control.   |
|     |      | Set by software to enable timer/counter 1 only while /NT1 pin is high and TR1 control bit is set. |
|     |      | Cleared by software to enable timer 1 whenever TR1 control bit is set.                            |
| 6   | C/T  | Timer 1 Timer or Counter Select Bit.  |
|     |      | Set by software to select counter operation (input from T1 pin).                                  |
|     |      | Cleared by software to select timer operation (input from internal system clock).                 |
| 5   | M1   | Timer 1 Mode Select Bit 1 (Used with M0 Bit).   |
| 4   | M0   | Timer 1 Mode Select Bit 0.  |
|     |      | M1 M0   |
|     |      | 0 0 TH1 operates as an 8-bit timer/counter. TL1 serves as 5-bit prescaler.                        |
|     |      | 0 1 16-Bit Timer/Counter. TH1 and TL1 are cascaded; there is no prescaler.                        |
|     |      | 1 0 8-Bit Auto-Reload Timer/Counter. TH1 holds a value which is to be                             |
|     |      | reloaded into TL1 each time it overflows.   |
|     |      | 1 1 Timer/Counter 1 Stopped.  |
| 3   | Gate | Timer 0 Gating Control.   |
|     |      | Set by software to enable timer/counter 0 only while INTO pin is high and TRO control bit is set. |
|     |      | Cleared by software to enable Timer 0 whenever TR0 control bit is set.                            |
| 2   | C/T  | Timer 0 Timer or Counter Select Bit.  |
|     |      | Set by software to select counter operation (input from T0 pin).                                  |
|     | 2.51 | Cleared by software to select timer operation (input from internal system clock).                 |
| 1   | M1   | Timer 0 Mode Select Bit 1.  |
| 0   | M0   | Timer 0 Mode Select Bit 0.  |
|     |      | M1 M0   |
|     |      | 0 0 TH0 operates as an 8-bit timer/counter. TL0 serves as 5-bit prescaler.                        |
|     |      | 0 1 16-Bit Timer/Counter. THO and TLO are cascaded; there is no prescaler                         |
|     |      | 1 0 8-Bit Auto-Reload Timer/Counter. TH0 holds a value which is to be                             |
|     |      | reloaded into TL0 each time it overflows.   |
|     |      | 1 TL0 is an 8-bit timer/counter controlled by the standard timer 0 control                        |
|     |      | bits. TH0 is an 8-bit timer only, controlled by Timer 1 control bits.                             |

# ADuC834

TCON: Timer/Counter 0 and 1 Control Register

SFR Address 88H
Power-On Default Value 00H
Bit Addressable Yes

# **Table XXVII. TCON SFR Bit Designations**

| Bit | Name             | Description   |
|-----|------------------|---|
| 7   | TF1              | Timer 1 Overflow Flag.  |
|     |                  | Set by hardware on a timer/counter 1 overflow.  |
|     |                  | Cleared by hardware when the Program Counter (PC) vectors to the interrupt service routine.           |
| 6   | TR1              | Timer 1 Řun Control Bit.  |
|     |                  | Set by user to turn on timer/counter 1.   |
|     |                  | Cleared by user to turn off timer/counter 1.  |
| 5   | TF0              | Timer 0 Överflow Flag.  |
|     |                  | Set by hardware on a timer/counter 0 overflow.  |
|     |                  | Cleared by hardware when the PC vectors to the interrupt service routine.                             |
| 4   | TR0              | Timer 0 Řun Control Bit.  |
|     |                  | Set by user to turn on timer/counter 0.   |
|     |                  | Cleared by user to turn off timer/counter 0.  |
| 3   | IE1 <sup>1</sup> | External Interrupt 1 (/NT1) Flag.   |
|     |                  | Set by hardware by a falling edge or zero level being applied to external interrupt pin INT1, depend- |
|     |                  | ing on bit IT1 state.   |
|     |                  | Cleared by hardware when the when the PC vectors to the interrupt service routine only if the inter-  |
|     |                  | rupt was transition-activated. If level-activated, the external requesting source controls the        |
|     |                  | request flag, rather than the on-chip hardware.   |
| 2   | IT1 <sup>1</sup> | External Interrupt 1 (IE1) Trigger Type.  |
|     |                  | Set by software to specify edge-sensitive detection (i.e., 1-to-0 transition).                        |
|     |                  | Cleared by software to specify level-sensitive detection (i.e., zero level).                          |
| 1   | IE0 <sup>1</sup> | External Interrupt 0 (INTO) Flag.   |
|     |                  | Set by hardware by a falling edge or zero level being applied to external interrupt pin INTO, depend- |
|     |                  | ing on bit ITO state.   |
|     |                  | Cleared by hardware when the PC vectors to the interrupt service routine only if the interrupt was    |
|     |                  | transition-activated. If level-activated, the external requesting source controls the request flag,   |
|     |                  | rather than the on-chip hardware.   |
| 0   | $IT0^1$          | External Interrupt 0 (IE0) Trigger Type.  |
|     |                  | Set by software to specify edge-sensitive detection (i.e., 1-to-0 transition).                        |
|     |                  | Cleared by software to specify level-sensitive detection (i.e., zero level).                          |

### NOTE

# Timer/Counter 0 and 1 Data Registers

Both timer 0 and timer 1 consists of two 8-bit registers. These can be used as independent registers or combined to be a single 16-bit register depending on the timer mode configuration.

### TH0 and TL0

Timer 0 high byte and low byte.

SFR Address = 8Chex, 8Ahex respectively.

#### TH1 and TL1

Timer 1 high byte and low byte.

SFR Address = 8Dhex, 8Bhex respectively.


 $<sup>^{1}</sup>$ These bits are not used in the control of timer/counter 0 and 1, but are used instead in the control and monitoring of the external INTO and INTI interrupt pins.

### TIMER/COUNTER 0 AND 1 OPERATING MODES

The following paragraphs describe the operating modes for timer/counters 0 and 1. Unless otherwise noted, it should be assumed that these modes of operation are the same for timer 0 as for timer 1.

#### Mode 0 (13-Bit Timer/Counter)

Mode 0 configures an 8-bit timer/counter with a divide-by-32 prescaler. Figure 44 shows mode 0 operation.




\*THE CORE CLOCK IS THE OUTPUT OF THE PLL AS DESCRIBED ON PAGE 46  $\,$ 

Figure 44. Timer/Counter 0, Mode 0

In this mode, the timer register is configured as a 13-bit register. As the count rolls over from all 1s to all 0s, it sets the timer overflow flag TF0. The overflow flag, TF0, can then be used to request an interrupt. The counted input is enabled to the timer when TR0 = 1 and either Gate = 0 or INTO = 1. Setting Gate = 1 allows the timer to be controlled by external input INTO, to facilitate pulsewidth measurements. TR0 is a control bit in the special function register TCON; Gate is in TMOD. The 13-bit register consists of all eight bits of TH0 and the lower five bits of TL0. The upper three bits of TL0 are indeterminate and should be ignored. Setting the run flag (TR0) does not clear the registers.

# **Mode 1 (16-Bit Timer/Counter)**

Mode 1 is the same as Mode 0, except that the timer register is running with all 16 bits. Mode 1 is shown in Figure 45.




\*THE CORE CLOCK IS THE OUTPUT OF THE PLL AS DESCRIBED ON PAGE 46

Figure 45. Timer/Counter 0, Mode 1

### Mode 2 (8-Bit Timer/Counter with Auto Reload)

Mode 2 configures the timer register as an 8-bit counter (TL0) with automatic reload, as shown in Figure 46. Overflow from TL0 not only sets TF0, but also reloads TL0 with the contents of TH0, which is preset by software. The reload leaves TH0 unchanged.



\*THE CORE CLOCK IS THE OUTPUT OF THE PLL AS DESCRIBED ON PAGE 46

Figure 46. Timer/Counter 0, Mode 2

### Mode 3 (Two 8-Bit Timer/Counters)

Mode 3 has different effects on timer 0 and timer 1. Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1=0. Timer 0 in Mode 3 establishes TL0 and TH0 as two separate counters. This configuration is shown in Figure 47. TL0 uses the timer 0 control bits: C/T, Gate, TR0, INT0, and TF0. TH0 is locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1 from timer 1. Thus, TH0 now controls the "timer 1" interrupt. Mode 3 is provided for applications requiring an extra 8-bit timer or counter.

When timer 0 is in Mode 3, timer 1 can be turned on and off by switching it out of, and into, its own Mode 3, or can still be used by the serial interface as a Baud Rate Generator. In fact, it can be used, in any application not requiring an interrupt from timer 1 itself.




Figure 47. Timer/Counter 0, Mode 3

# TIMER/COUNTER 2 OPERATING MODES

The following paragraphs describe the operating modes for timer/counter 2. The operating modes are selected by bits in the T2CON SFR as shown in Table XXIX.

**Table XXVIII. Timer 2 Operating modes** 

| RCLK (or) TCLK | CAP2 | TR2 | MODE                                |
|----------------|------|-----|-------------------------------------|
| 0              | 0    | 1   | 16-Bit Autoreload<br>16-Bit Capture |
| 1              | X    | 1   | Baud Rate                           |
| X              | X    | 0   | OFF                                 |

#### 16-Bit Autoreload Mode

In 'Autoreload' mode, there are two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then when Timer 2 rolls over it not only sets TF2 but also causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2L and RCAP2H, which are preset by software. If EXEN2 = 1, then Timer 2 still performs the above, but with the added feature that a 1-to-0 transition at external input T2EX will also trigger the 16-bit reload and set EXF2. The autoreload mode is illustrated in Figure 48 below.


### 16-Bit Capture Mode

In the 'Capture' mode, there are again two options, which are selected by bit EXEN2 in T2CON. If EXEN2 = 0, then Timer 2 is a 16-bit timer or counter which, upon overflowing, sets bit TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2 = 1, then Timer 2 still performs the above, but a l-to-0 transition on external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2, like TF2, can generate an interrupt. The Capture Mode is illustrated in Figure 49.

The baud rate generator mode is selected by RCLK = 1 and/or TCLK = 1.


In either case if Timer 2 is being used to generate the baud rate, the TF2 interrupt flag will not occur. Hence Timer 2 interrupts will not occur so they do not have to be disabled. In this mode the EXF2 flag, however, can still cause interrupts and this can be used as a third external interrupt.

Baud rate generation will be described as part of the UART serial port operation in the following pages.



\*THE CORE CLOCK IS THE OUTPUT OF THE PLL AS DESCRIBED ON PAGE 46

Figure 48. Timer/Counter 2, 16-Bit Autoreload Mode



<sup>\*</sup>THE CORE CLOCK IS THE OUTPUT OF THE PLL AS DESCRIBED ON PAGE 46

Figure 49. Timer/Counter 2, 16-Bit Capture Mode

ADuC834

T2CON Timer/Counter 2 Control Register

SFR Address C8H
Power-On Default Value 00H
Bit Addressable Yes

# Table XXIX. T2CON SFR Bit Designations

| Bit | Name  | Description   |
|-----|-------|---|
| 7   | TF2   | Timer 2 Overflow Flag.  |
|     |       | Set by hardware on a timer 2 overflow. TF2 will not be set when either RCLK or TCLK = 1.                  |
|     |       | Cleared by user software.   |
| 6   | EXF2  | Timer 2 External Flag.  |
|     |       | Set by hardware when either a capture or reload is caused by a negative transition on T2EX and            |
|     |       | EXEN2 = 1.  |
|     |       | Cleared by user user software.  |
| 5   | RCLK  | Receive Clock Enable Bit.   |
|     |       | Set by user to enable the serial port to use timer 2 overflow pulses for its receive clock in serial port |
|     |       | Modes 1 and 3.  |
|     |       | Cleared by user to enable timer 1 overflow to be used for the receive clock.                              |
| 4   | TCLK  | Transmit Clock Enable Bit.  |
|     |       | Set by user to enable the serial port to use timer 2 overflow pulses for its transmit clock in serial     |
|     |       | port Modes 1 and 3.   |
|     |       | Cleared by user to enable timer 1 overflow to be used for the transmit clock.                             |
| 3   | EXEN2 | Timer 2 External Enable Flag.   |
|     |       | Set by user to enable a capture or reload to occur as a result of a negative transition on T2EX if        |
|     |       | Timer 2 is not being used to clock the serial port.   |
| _   |       | Cleared by user for Timer 2 to ignore events at T2EX.   |
| 2   | TR2   | Timer 2 Start/Stop Control Bit.   |
|     |       | Set by user to start timer 2.   |
|     |       | Cleared by user to stop timer 2.  |
| 1   | CNT2  | Timer 2 timer or counter function select bit.   |
|     |       | Set by user to select counter function (input from external T2 pin).                                      |
|     | 2170  | Cleared by user to select timer function (input from on-chip core clock).                                 |
| 0   | CAP2  | Timer 2 Capture/Reload Select Bit.  |
|     |       | Set by user to enable captures on negative transitions at T2EX if EXEN2 = 1.                              |
|     |       | Cleared by user to enable auto-reloads with Timer 2 overflows or negative transitions at T2EX             |
|     |       | when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is                    |
|     |       | forced to autoreload on Timer 2 overflow.   |

# **Timer/Counter 2 Data Registers**

Timer/Counter 2 also has two pairs of 8-bit data registers associated with it. These are used as both timer data registers and timer capture/reload registers.

# TH2 and TL2

Timer 2, data high byte and low byte.

SFR Address = CDhex, CChex respectively.

# RCAP2H and RCAP2L

Timer 2, Capture/Reload byte and low byte.

SFR Address = CBhex, CAhex respectively.

# ADuC834

### **UART SERIAL INTERFACE**

The serial port is full duplex, meaning it can transmit and receive simultaneously. It is also receive-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, the first byte will be lost. The physical

interface to the serial data network is via Pins RXD(P3.0) and TXD(P3.1) while the SFR interface to the UART is comprised of the following registers.

# **SBUF**

The serial port receive and transmit registers are both accessed through the SBUF SFR (SFR address = 99 hex). Writing to SBUF loads the transmit register and reading SBUF accesses a physically separate receive register.

SCON UART Serial Port Control Register

SFR Address 98H Power-On Default Value 00H Bit Addressable Yes

### Table XXX. SCON SFR Bit Designations

| Bit | Name | Description  |
|-----|------|--|
| 7   | SM0  | UART Serial Mode Select Bits.  |
| 6   | SM1  | These bits select the Serial Port operating mode as follows:   |
|     |      | SM0 SM1 Selected Operating Mode  |
|     |      | 0 Mode 0: Shift Register, fixed baud rate (Core_Clk/2)   |
|     |      | 0 1 Mode 1: 8-bit UART, variable baud rate   |
|     |      | 1 0 Mode 2: 9-bit UART, fixed baud rate (Core_Clk/64) or (Core_Clk/32)                               |
|     |      | 1 1 Mode 3: 9-bit UART, variable baud rate   |
| 5   | SM2  | Multiprocessor Communication Enable Bit.   |
|     |      | Enables multiprocessor communication in Modes 2 and 3. In Mode 0, SM2 should be cleared.             |
|     |      | In Mode 1, if SM2 is set, RI will not be activated if a valid stop bit was not received. If SM2 is   |
|     |      | cleared, RI will be set as soon as the byte of data has been received. In Modes 2 or 3, if SM2 is    |
|     |      | set, RI will not be activated if the received ninth data bit in RB8 is 0. If SM2 is cleared, RI will |
|     |      | be set as soon as the byte of data has been received.  |
| 4   | REN  | Serial Port Receive Enable Bit.  |
|     |      | Set by user software to enable serial port reception.  |
|     |      | Cleared by user software to disable serial port reception.   |
| 3   | TB8  | Serial Port Transmit (Bit 9).  |
|     |      | The data loaded into TB8 will be the ninth data bit that will be transmitted in Modes 2 and 3.       |
| 2   | RB8  | Serial port Receiver Bit 9.  |
|     |      | The ninth data bit received in Modes 2 and 3 is latched into RB8. For Mode 1 the stop bit is         |
|     |      | latched into RB8.  |
| 1   | TI   | Serial Port Transmit Interrupt Flag.   |
|     |      | Set by hardware at the end of the eighth bit in Mode 0, or at the beginning of the stop bit in       |
|     |      | Modes 1, 2, and 3.   |
|     |      | TI must be cleared by user software.   |
| 0   | RI   | Serial Port Receive Interrupt Flag.  |
|     |      | Set by hardware at the end of the eighth bit in mode 0, or halfway through the stop bit in           |
|     |      | Modes 1, 2, and 3.   |
|     |      | RI must be cleared by software.  |

#### **UART OPERATING MODES**

### Mode 0: 8-Bit Shift Register Mode

Mode 0 is selected by clearing both the SM0 and SM1 bits in the SFR SCON. Serial data enters and exits through RXD. TXD outputs the shift clock. Eight data bits are transmitted or received. Transmission is initiated by any instruction that writes to SBUF. The data is shifted out of the RXD line. The eight bits are transmitted with the least-significant bit (LSB) first, as shown in Figure 50.




Figure 50. UART Serial Port Transmission, Mode 0.

Reception is initiated when the receive enable bit (REN) is 1 and the receive interrupt bit (RI) is 0. When RI is cleared the data is clocked into the RXD line and the clock pulses are output from the TXD line.

### Mode 1: 8-Bit UART, Variable Baud Rate

Mode 1 is selected by clearing SM0 and setting SM1. Each data byte (LSB first) is preceded by a start bit(0) and followed by a stop bit(1). Therefore 10 bits are transmitted on TXD or received on RXD. The baud rate is set by the Timer 1 or Timer 2 overflow rate, or a combination of the two (one for transmission and the other for reception).

Transmission is initiated by writing to SBUF. The 'write to SBUF' signal also loads a 1 (stop bit) into the ninth bit position of the transmit shift register. The data is output bit by bit until the stop bit appears on TXD and the transmit interrupt flag (TI) is automatically set as shown in Figure 51.




Figure 51. UART Serial Port Transmission, Mode 0.

Reception is initiated when a 1-to-0 transition is detected on RXD. Assuming a valid start bit was detected, character reception continues. The start bit is skipped and the eight data bits are clocked into the serial port shift register. When all eight bits have been clocked in, the following events occur:

- The eight bits in the receive shift register are latched into SBUF
- The ninth bit (Stop bit) is clocked into RB8 in SCON
- The Receiver interrupt flag (RI) is set

if, and only if, the following conditions are met at the time the final shift pulse is generated:

- -RI = 0, and
- Either SM2 = 0, or SM2 = 1 and the received stop bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set.

#### Mode 2: 9-Bit UART with Fixed Baud Rate

Mode 2 is selected by setting SM0 and clearing SM1. In this mode the UART operates in 9-bit mode with a fixed baud rate. The baud rate is fixed at Core\_Clk/64 by default, although by setting the SMOD bit in PCON, the frequency can be doubled to Core\_Clk/32. Eleven bits are transmitted or received, a start bit(0), eight data bits, a programmable ninth bit and a stop bit(1). The ninth bit is most often used as a parity bit, although it can be used for anything, including a ninth data bit if required.

To transmit, the eight data bits must be written into SBUF. The ninth bit must be written to TB8 in SCON. When transmission is initiated the eight data bits (from SBUF) are loaded onto the transmit shift register (LSB first). The contents of TB8 are loaded into the ninth bit position of the transmit shift register. The transmission will start at the next valid baud rate clock. The TI flag is set as soon as the stop bit appears on TXD.

Reception for Mode 2 is similar to that of Mode 1. The eight data bytes are input at RXD (LSB first) and loaded onto the receive shift register. When all eight bits have been clocked in, the following events occur:

- The eight bits in the receive shift register are latched into SBUF
- The ninth data bit is latched into RB8 in SCON
- The Receiver interrupt flag (RI) is set

if, and only if, the following conditions are met at the time the final shift pulse is generated:

- -RI = 0, and
- Either SM2 = 0, or SM2 = 1 and the received stop bit = 1.

If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set.

# **Mode 3: 9-Bit UART with Variable Baud Rate**

Mode 3 is selected by setting both SM0 and SM1. In this mode the 8051 UART serial port operates in 9-bit mode with a variable baud rate determined by either Timer 1 or Timer 2. The operation of the 9-bit UART is the same as for Mode 2 but the baud rate can be varied as for Mode 1.

In all four modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI=0 and REN=1. Reception is initiated in the other modes by the incoming start bit if REN=1.

# **UART Serial Port Baud Rate Generation Mode 0 Baud Rate Generation**

The baud rate in Mode 0 is fixed:

Mode 0 Baud Rate = (Core Clock Frequency<sup>1</sup>/12) NOTE

 $^1$ In these descriptions Core Clock Frequency refers to the core clock frequency selected via the CD0–2 bits in the PLLCON SFR.

### Mode 2 Baud Rate Generation

The baud rate in Mode 2 depends on the value of the SMOD bit in the PCON SFR. If SMOD = 0, the baud rate is 1/64 of the core clock. If SMOD = 1, the baud rate is 1/32 of the core clock:

Mode 2 Baud Rate =  $(2^{SMOD}/64) \infty$  (Core Clock Frequency)

### Mode 1 and 3 Baud Rate Generation

Traditionally the baud rates in Modes 1 and 3 are determined by the overflow rate in Timer 1 or Timer 2, or both (one for transmit and the other for receive).

On the ADuC834 however the baud rate can also be generated via a seperate baud rate generator to achieve higher baud rates and allow all three be used for other functions.

#### **BAUD RATE GENERATION USING TIMER 1 AND TIMER 2**

#### **Timer 1 Generated Baud Rates**

When Timer 1 is used as the baud rate generator, the baud rates in Modes 1 and 3 are determined by the Timer 1 overflow rate and the value of SMOD as follows:

Modes 1 and 3 Baud Rate =  $(2^{SMOD}/32) \times (Timer 1 Overflow Rate)$ 

The Timer 1 interrupt should be disabled in this application. The Timer itself can be configured for either timer or counter operation, and in any of its three running modes. In the most typical application, it is configured for timer operation, in the autoreload mode (high nibble of TMOD = 0100Binary). In that case, the baud rate is given by the formula:

# Modes 1 and 3 Baud Rate = $(2^{SMOD}/32) \times (Core Clock/(12 \times [256-TH1]))$

A very low baud rate can also be achieved with Timer 1 by leaving the Timer 1 interrupt enabled, and configuring the timer to run as a 16-bit timer (high nibble of TMOD = 0100Binary), and using the Timer 1 interrupt to do a 16-bit software reload. Table XXXI below, shows some commonly-used baud rates and how they might be calculated from a core clock frequency of 1.5728 MHz and 12.58 MHz using timer 1. Generally speaking, a 5% error is tolerable using asynchronous (start/stop) communications.

Table XXXI. Commonly-Used Baud Rates, Timer 1

| Ideal<br>Baud | Core<br>CLK | SMOD<br>Value | TH1-Reload<br>Value | Actual<br>Baud | %<br>Error |
|---------------|-------------|---------------|---------------------|----------------|------------|
| 9600          | 12.58       | 1             | -7 (F9h)            | 9362           | 2.5        |
| 1600          | 12.58       | 1             | -27 (E5h)           | 1627           | 1.1        |
| 1200          | 12.58       | 1             | -55 (C9h)           | 1192           | 0.7        |
| 1200          | 1.57        | 1             | -7 (F9h)            | 1170           | 2.5        |

#### **Timer 2 Generated Baud Rates**

Baud rates can also be generated using Timer 2. Using Timer 2 is similar to using Timer 1 in that the timer must overflow 16 times before a bit is transmitted/received. Because Timer 2 has a 16-bit autoreload mode a wider range of baud rates is possible using Timer 2.

Modes 1 and 3 Baud Rate =  $(1/16) \times (Timer 2 Overflow Rate)$ 

Therefore, when Timer 2 is used to generate baud rates, the timer increments every two clock cycles and not every core machine cycle as before. Hence, it increments six times faster than Timer 1, and therefore baud rates six times faster are possible. Because Timer 2 has 16-bit autoreload capability, very low baud rates are still possible.

Timer 2 is selected as the baud rate generator by setting the TCLK and/or RCLK in T2CON. The baud rates for transmit and receive can be simultaneously different. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode as shown in Figure 52.


In this case, the baud rate is given by the formula:

## Modes 1 and 3 Baud Rate = (Core Clk)/(32 × [65536 - (RCAP2H, RCAP2L)])

Table XXXII shows some commonly used baud rates and how they might be calculated from a core clock frequency of 1.5728 MHz and 12.5829 MHz using timer 2.

Table XXXII. Commonly used Baud Rates, Timer 2

| Ideal<br>Baud | Core<br>CLK | RCAP2H<br>Value | RCAP2L<br>Value | Actual<br>Baud | %<br>Error |
|---------------|-------------|-----------------|-----------------|----------------|------------|
| 19200         | 12.58       | -1 (FFh)        | -20 (ECh)       | 19661          | 2.4        |
| 9600          | 12.58       | -1 (FFh)        | -41 (D7h)       | 9591           | 0.1        |
| 1600          | 12.58       | -1 (FFh)        | -164 (5Ch)      | 2398           | 0.1        |
| 1200          | 12.58       | -2 (FEh)        | -72 (B8h)       | 1199           | 0.1        |
| 9600          | 1.57        | -1 (FFh)        | -5 (FBh)        | 9830           | 2.4        |
| 1600          | 1.57        | -1 (FFh)        | -20 (ECh)       | 1658           | 2.4        |
| 1200          | 1.57        | -1 (FFh)        | -41 (D7h)       | 1199           | 0.1        |



<sup>\*</sup>THE CORE CLOCK IS THE OUTPUT OF THE PLL AS DESCRIBED ON PAGE 46

Figure 52. Timer 2, UART Baud Rates


### **BAUD RATE GENERATION USING TIMER 3**

The ADuC824 and the ADuC816 can only achieve PC baud rates up to 57,600baud. They cannot achieve a baud rate of 115,200. To address this problem the ADuC834 has added a fourth timer specifically for generating high accuracy baudrates.

Timer 3 can be used instead of timer1 or timer2 for generating the baudrate, allowing a much wider range of baud rates to be accurately obtained. This also frees up the other three timers allowing them to be used for different applications.

As shown in figure 53 timer 3 uses a programmable fractional divider to divide the core clock down into a wide range of clocks. These are then passed through a seven stage binary divider. Two SFRs (T3CON and T3FD) are required to use the Timer 3 baud rate generator.

T3CON is the baud rate control SFR, allowing timer 3 to be used to set up the UART baud rate, and setting up the binary divider (DIV). T3FD is the fractional divider ratio required to achieve the required baudrate.



\*THE CORE CLOCK IS THE OUTPUT OF THE PLL AS DESCRIBED ON PAGE 46.

Figure 53. Timer 3, UART Baud Rates

**Table XXXIII. T3CON SFR Bit Designations** 

| Bit    | Name         | Description  |
|--------|--------------|--|
| 7      | T3EN         | Set to enable Timer 3 to genera the baud rate. When set PCON.7, T2CON.4 and T2CON.5 are ignored. Cleared to let the baud rate be generated as per a standard 8052. |
| 6      |              | -  |
| 5      |              | -  |
| 4      |              | -  |
| 3      | D.11.10      | D. D. J. D.  |
| 2<br>1 | DIV2<br>DIV1 | Binary Divider Factor DIV2 DIV1 DIV0 Bin Divider   |
| 0      | DIV0         | 0 0 0 1  |
|        |              | 0 0 1 2  |
|        |              | 0 1 0 4  |
|        |              | 0 1 1 8  |
|        |              | 1 0 0 16   |
|        |              | 1 0 1 32   |
|        |              | 1 1 0 64   |
|        |              | 1 1 1 128  |

The T3FD register writes to the fractional divider. This register can be calculated using the following equation:

T3FD = 
$$(2 \times f_{VCO}) / (Baud Rate \times 2^{CD} \times 2^{DIV}) - 64$$
  
where DIV is the 3 LSBs of the T3CON SFR.

NOTE: The value of DIV should be chosen to ensure that:

$$0 \le T3FD < 64$$

or

$$64 \leq (2~x~f_{VCO})~/~(Baud~Rate~x~2^{CD}~x~2^{DIV}) < 128$$

e.g. to get a baud rate of 115200 while operating from the maximum core frequency (CD=0) we get:

$$T3FD = 218.45/2^{DIV} - 64$$

therefore choose DIV = 1

T3FD = 
$$109.22 - 64 = 45.22 = 2Dh$$

DIV2-0 = 
$$1 (=>T3CON = 81h)$$

The actual baudrate can then be calculated using the following formula:

Baud Rate = 
$$(2 \times f_{VCO}) / ((T3FD + 64) \times 2^{CD} \times 2^{DIV})$$

**Table XXXIV. Commonly used Baud Rates using Timer 3** 

| Ideal<br>Baud | CD | DIV | T3CON | T3FD | Error |
|---------------|----|-----|-------|------|-------|
| 230400        | 0  | 0   | 80h   | 2Dh  | 0.2%  |
| 115200        | 0  | 1   | 81h   | 2Dh  | 0.2%  |
| 115200        | 1  | 0   | 80h   | 2Dh  | 0.2%  |
| 57600         | 0  | 2   | 82h   | 2Dh  | 0.2%  |
| 57600         | 1  | 1   | 81h   | 2Dh  | 0.2%  |
| 57600         | 2  | 0   | 80h   | 2Dh  | 0.2%  |
| 38400         | 0  | 3   | 83h   | 12h  | 0.1%  |
| 38400         | 1  | 2   | 82h   | 12h  | 0.1%  |
| 38400         | 2  | 1   | 81h   | 12h  | 0.1%  |
| 38400         | 3  | 0   | 80h   | 12h  | 0.1%  |
| 19200         | 0  | 4   | 84h   | 12h  | 0.1%  |
| 19200         | 1  | 3   | 83h   | 12h  | 0.1%  |
| 19200         | 2  | 2   | 82h   | 12h  | 0.1%  |
| 19200         | 3  | 1   | 81h   | 12h  | 0.1%  |
| 19200         | 4  | 0   | 80h   | 12h  | 0.1%  |
| 9600          | 0  | 5   | 85h   | 12h  | 0.1%  |
| 9600          | 1  | 4   | 84h   | 12h  | 0.1%  |
| 9600          | 2  | 3   | 83h   | 12h  | 0.1%  |
| 9600          | 3  | 2   | 82h   | 12h  | 0.1%  |
| 9600          | 4  | 1   | 81h   | 12h  | 0.1%  |
| 9600          | 5  | 0   | 80h   | 12h  | 0.1%  |

# ADuC834

# **INTERRUPT SYSTEM**

The ADuC834 provides a total of eleven interrupt sources with two priority levels. The control and configuration of the interrupt system is carried out through three Interrupt-related SFRs. These are the IE (Interrupt Enable) register, the IP (Interrupt Priority Register) and the IEIP2 (secondary interrupt enable/priority SFR) registers. There bit definifitions are given in the tables below.

IE: Interrupt Enable Register

SFR Address A8H
Power-On Default Value 00H
Bit Addressable Yes

Table XXXV. IE SFR Bit Designations

| Bit | Name | Description   |
|-----|------|---|
| 7   | EA   | Written by User to Enable '1' or Disable '0' All Interrupt Sources      |
| 6   | EADC | Written by User to Enable '1' or Disable '0' ADC Interrupt              |
| 5   | ET2  | Written by User to Enable '1' or Disable '0' Timer 2 Interrupt          |
| 4   | ES   | Written by User to Enable '1' or Disable '0' UART Serial Port Interrupt |
| 3   | ET1  | Written by User to Enable '1' or Disable '0' Timer 1 Interrupt          |
| 2   | EX1  | Written by User to Enable '1' or Disable '0' External Interrupt 1       |
| 1   | ET0  | Written by User to Enable '1' or Disable '0' Timer 0 Interrupt          |
| 0   | EX0  | Written by User to Enable '1' or Disable '0' External Interrupt 0       |

IP: Interrupt Priority Register

SFR Address B8H
Power-On Default Value 00H
Bit Addressable Yes

Table XXXVI. IP SFR Bit Designations

| Bit | Name | Description   |
|-----|------|---|
| 7   |      | Reserved for Future Use.  |
| 6   | PADC | Written by User to Select ADC Interrupt Priority ('1' = High; '0' = Low)              |
| 5   | PT2  | Written by User to Select Timer 2 Interrupt Priority ('1' = High; '0' = Low)          |
| 4   | PS   | Written by User to Select UART Serial Port Interrupt Priority ('1' = High; '0' = Low) |
| 3   | PT1  | Written by User to Select Timer 1 Interrupt Priority ('1' = High; '0' = Low)          |
| 2   | PX1  | Written by User to Select External Interrupt 1 Priority ('1' = High; '0' = Low)       |
| 1   | PT0  | Written by User to Select Timer 0 Interrupt Priority ('1' = High; '0' = Low)          |
| 0   | PX0  | Written by User to Select External Interrupt 0 Priority ('1' = High; '0' = Low)       |

IEIP2: Secondary Interrupt Enable and Priority Register

SFR Address A9H
Power-On Default Value A0H
Bit Addressable No

# Table XXXVII. IEIP2 SFR Bit Designations

| Bit | Name | Description  |
|-----|------|--|
| 7   |      | Reserved for Future Use.   |
| 6   | PTI  | Written by User to Select TIC Interrupt Priority ('1' = High; '0' = Low).                  |
| 5   | PPSM | Written by User to Select Power Supply Monitor Interrupt Priority ('1' = High; '0' = Low). |
| 4   | PSI  | Written by User to Select SPI Serial Port Interrupt Priority ('1' = High; '0' = Low).      |
| 3   |      | Reserved, This Bit Must Be '0.'  |
| 2   | ETI  | Written by User to Enable '1' or Disable '0' TIC Interrupt.                                |
| 1   | EPSM | Written by User to Enable '1' or Disable '0' Power Supply Monitor Interrupt.               |
| 0   | ESI  | Written by User to Enable '1' or Disable '0' SPI Serial Port Interrupt.                    |

### **Interrupt Priority**

The Interrupt Enable registers are written by the user to enable individual interrupt sources, while the Interrupt Priority registers allow the user to select one of two priority levels for each interrupt. An interrupt of a high priority may interrupt the service routine of a low priority interrupt, and if two interrupts of different priority occur at the same time, the higher level interrupt will be serviced first. An interrupt cannot be interrupted by another interrupt of the same priority level. If two interrupts of the same priority level occur simultaneously, a polling sequence is used to determine which interrupt is serviced first. The polling sequence is shown in Table XXXVIII.

Table XXXVIII. Priority within an Interrupt Level

| Source     | Priority    | Description                     |
|------------|-------------|---------------------------------|
| PSMI       | 1 (Highest) | Power Supply Monitor Interrupt  |
| WDS        | 2           | Watchdog Interrupt              |
| IE0        | 3           | External Interrupt 0            |
| RDY0/RDY1  | 4           | ADC Interrupt                   |
| TF0        | 5           | Timer/Counter 0 Interrupt       |
| IE1        | 6           | External Interrupt 1            |
| TF1        | 7           | Timer/Counter 1 Interrupt       |
| ISPI       | 8           | SPI Interrupt                   |
| RI + TI    | 9           | Serial Interrupt                |
| TF2 + EXF2 | 10          | Timer/Counter 2 Interrupt       |
| TII        | 11 (Lowest) | Time Interval Counter Interrupt |

### **Interrupt Vectors**

When an interrupt occurs the program counter is pushed onto the stack and the corresponding interrupt vector address is loaded into the program counter. The interrupt vector addresses are shown in Table XXXIX.

**Table XXXiX. Interrupt Vector Addresses** 

| Source                         | Vector Address |
|--------------------------------|----------------|
| IE0                            | 0003 Hex       |
| TF0                            | 000B Hex       |
| IE1                            | 0013 Hex       |
| TF1                            | 001B Hex       |
| RI + TI                        | 0023 Hex       |
| TF2 + EXF2                     | 002B Hex       |
| RDY0/RDY1 (ADC)                | 0033 Hex       |
| ISPI                           | 003B Hex       |
| PSMI                           | 0043 Hex       |
| TII                            | 0053 Hex       |
| WDS (WDIR = $1$ ) <sup>1</sup> | 005B Hex       |

#### Notes

<sup>1</sup>The watchdog can be configured to generate an interrupt instead of a reset when it times out. This is used for logging errors or to examine the internal status of the microcontroller core to understand, from a software debug point of view, why a watchdog timeout occurred. The watchdog interrupt is slightly different from the normal interrupts in that its priority level is always set to 1 and it is not possible to disable the interrupt via the global disable bit (EA) in the IE SFR. This is done to ensure that the interrupt will always be responded to if a watchdog timeout occurs. The watchdog will only produce an interrupt if the watchdog timeout is greater than zero.

#### ADUC834 HARDWARE DESIGN CONSIDERATIONS

This section outlines some of the key hardware design considerations that must be addressed when integrating the ADuC834 into any hardware system.

### **External Memory Interface**

In addition to its internal program and data memories, the ADuC834 can access up to 64 Kbytes of external program memory (ROM/PROM/etc.) and up to 16 Mbytes of external data memory (SRAM).

To select from which code space (internal or external program memory) to begin executing instructions, tie the EA (external access) pin high or low, respectively. When EA is high (pulled up to  $V_{\rm DD}$ ), user program execution will start at address 0 of the internal 62 Kbytes Flash/EE code space. When EA is low (tied to ground) user program execution will start at address 0 of the external code space. When executing from internal code space accesses to the program space above F7FF hex (62K) will be read as NOP instructions.

Note that a second very important function of the *EA* pin is described in the Single Pin Emulation Mode section of this data sheet.

External program memory (if used) must be connected to the ADuC834 as illustrated in Figure 54. Note that 16 I/O lines (Ports 0 and 2) are dedicated to bus functions during external program memory fetches. Port 0 (P0) serves as a multiplexed address/data bus. It emits the low byte of the program counter (PCL) as an address, and then goes into a float state awaiting the arrival of the code byte from the program memory. During the time that the low byte of the program counter is valid on P0, the signal ALE (Address Latch Enable) clocks this byte into an address latch. Meanwhile, Port 2 (P2) emits the high byte of the program counter (PCH), then *PSEN* strobes the EPROM and the code byte is read into the ADuC834.




Figure 54. External Program Memory Interface

Note that program memory addresses are always 16 bits wide, even in cases where the actual amount of program memory used is less than 64 Kbytes. External program execution sacrifices two of the 8-bit ports (P0 and P2) to the function of addressing the program memory. While executing from external program memory, Ports 0 and 2 can be used simultaneously for read/write access to external data memory, but not for general-purpose I/O.

Though both external program memory and external data memory are accessed by some of the same pins, the two are completely independent of each other from a software point of view. For example, the chip can read/write external data memory while executing from external program memory.

Figure 55 shows a hardware configuration for accessing up to 64 Kbytes of external RAM. This interface is standard to any 8051 compatible MCU.




Figure 55. External Data Memory Interface (64 K Address Space)

If access to more than 64 Kbytes of RAM is desired, a feature unique to the MicroConverter allows addressing up to 16 Mbytes of external RAM simply by adding an additional latch as illustrated in Figure 56.




Figure 56. External Data Memory Interface (16 M Bytes Address Space)

In either implementation, Port 0 (P0) serves as a multiplexed address/data bus. It emits the low byte of the data pointer (DPL) as an address, which is latched by a pulse of ALE prior to data being placed on the bus by the ADuC834 (write operation) or the SRAM (read operation). Port 2 (P2) provides the data pointer page byte (DPP) to be latched by ALE, followed by the data pointer high byte (DPH). If no latch is connected to P2, DPP is ignored by the SRAM, and the 8051 standard of 64 Kbyte external data memory access is maintained.

Detailed timing diagrams of external program and data memory read and write access can be found in the timing specification sections of this data sheet.

# **Power Supplies**

The ADuC834's operational power supply voltage range is 2.7~V to 5.25~V. Although the guaranteed data sheet specifications are given only for power supplies within 2.7~V to 3.6~V or +5% of the nominal 5~V level, the chip will function equally well at any power supply level between 2.7~V and 5.25~V.

Separate analog and digital power supply pins ( $AV_{DD}$  and  $DV_{DD}$  respectively) allow  $AV_{DD}$  to be kept relatively free of noisy digital signals often present on the system DVDD line. In this mode the part can also operate with split supplies; that is, using different voltage supply levels for each supply. For example, this means that the system can be designed to operate with a  $DV_{DD}$  voltage level of 3 V while the  $AV_{DD}$  level can be at 5 V or vice-versa if required. A typical split supply configuration is show in Figure 57.




Figure 57. External Dual Supply Connections

As an alternative to providing two separate power supplies,  $AV_{\rm DD}$  can be kept quiet by placing a small series resistor and/or ferrite bead between it and  $DV_{\rm DD}$ , and then decoupling  $AV_{\rm DD}$  separately to ground. An example of this configuration is shown in Figure 58. With this configuration other analog circuitry (such as op-amps, voltage reference, etc.) can be powered from the  $AV_{\rm DD}$  supply line as well.




Figure 58. External Single Supply Connections

Notice that in both Figure 57 and Figure 58, a large value (10  $\mu F$ ) reservoir capacitor sits on  $DV_{DD}$  and a separate 10  $\mu F$  capacitor sits on  $AV_{DD}$ . Also, local small-value (0.1  $\mu F$ ) capacitors are located at each VDD pin of the chip. As per standard design practice, be sure to include all of these capacitors, and ensure the smaller capacitors are closest to each  $AV_{DD}$  pin with trace lengths as short as possible. Connect the ground terminal of each of these capacitors directly to the underlying ground plane. Finally, it should also be noticed that, at all times, the analog and digital ground pins on the ADuC834 should be referenced to the same system ground reference point.

### **Power-On Reset Operation**

An internal POR (power-on reset) is implemented on the ADuC834. For DV $_{\rm DD}$  below 2.63V the internal POR will hold the ADuC834 in reset. As DV $_{\rm DD}$  rises above 2.63V an internal timer will timeout for approx 128ms before the part is released from reset. The user must ensure that the power supply must have reached at least a 2.7 V level by this time.

#### **Power Consumption**

The "CORE" values given on the spec pages represent the current drawn by  $\mathrm{DV}_{\mathrm{DD}}$ , while the rest ("ADC", and "DAC") are pulled by the  $\mathrm{AV}_{\mathrm{DD}}$  pin and can be disabled in software when not in use. The other on-chip peripherals (watchdog timer, power supply monitor, etc.) consume negligible current and are therefore lumped in with the "CORE" operating current here. Of course, the user must add any currents sourced by the parallel and serial I/O pins, and that sourced by the DAC, in order to determine the total current needed at the ADuC834's supply pins. Also, current draw from the  $\mathrm{DV}_{\mathrm{DD}}$  supply will increase by approximately 5 mA during Flash/EE erase and program cycles

#### **Power-Saving Modes**

Setting the Idle and Power-Down Mode bits, PCON.0 and PCON.1 respectively, in the PCON SFR described in Table II, allows the chip to be switched from normal mode into idle mode, and also into full power-down mode.

In idle mode, the oscillator continues to run, but the core clock generated from the PLL is halted. The on-chip peripherals continue to receive the clock, and remain functional. The CPU status is preserved with the stack pointer, program counter, and all other internal registers maintain their data during idle mode. Port pins and DAC output pins also retain their states, and ALE and *PSEN* outputs go high in this mode. The chip will recover from idle mode upon receiving any enabled interrupt, or on receiving a hardware reset.

In power-down mode, both the PLL and the clock to the core are stopped. The on-chip oscillator can be halted or can continue to oscillate depending on the state of the oscillator power-down bit (OSC\_PD) in the PLLCON SFR. The TIC, being driven directly from the oscillator, can also be enabled during power-down. All other on-chip peripherals however, are shut down. Port pins retain their logic levels in this mode, but the DAC output goes to a high-impedance state (three-state) while ALE and PSEN outputs are held low. During full power-down mode, the ADuC834 typically consumes a total of 15  $\mu A$ . There are five ways of terminating power-down mode:

### Asserting the RESET pin (#15)

Returns to normal mode all registers are set to their default state and program execution starts at the reset vector once the Reset pin is de-asserted.

#### Cycling Power

All registers are set to their default state and program execution starts at the reset vector approximately 128ms later.

# Time Interval Counter (TIC) Interrupt

Power-down mode is terminated and the CPU services the TIC interrupt. The RETI at the end of the TIC ISR will return the core to the instruction after that which enabled power down.

#### SPI Interrupt

Power-down mode is terminated and the CPU services the SPI interrupt. The RETI at the end of the ISR will return the core to the instruction after that which enabled power down. It

# ADuC834

should be noted that the SPI power down interrupt enable bit (SERIPD) in the PCON SFR must first be set to allow this mode of operation.

# **INTO Interrupt**

Power-down mode is terminated and the CPU services the *INTO* interrupt. The RETI at the end of the ISR will return the core to the instruction after that which enabled power-down. It should be noted that the *INTO* power-down interrupt enable bit (INTOPD) in the PCON SFR must first be set to allow this mode of operation.

### **Grounding and Board Layout Recommendations**

As with all high resolution data converters, special attention must be paid to grounding and PC board layout of ADuC834-based designs in order to achieve optimum performance from the ADCs and DAC.

Although the ADuC834 has separate pins for analog and digital ground (AGND and DGND), the user must not tie these to two separate ground planes unless the two ground planes are connected together very close to the ADuC834, as illustrated in the simplified example of Figure 59a. In systems where digital and analog ground planes are connected together somewhere else (at the system's power supply for example), they cannot be connected again near the ADuC834 since a ground loop would result. In these cases, tie the ADuC834's AGND and DGND pins all to the analog ground plane, as illustrated in Figure 59b. In systems with only one ground plane, ensure that the digital and analog components are physically separated onto separate halves of the board such that digital return currents do not flow near analog circuitry and vice versa. The ADuC834 can then be placed between the digital and analog sections, as illustrated in Figure 59c.




Figure 59. System Grounding Schemes

In all of these scenarios, and in more complicated real-life applications, keep in mind the flow of current from the supplies and back to ground. Make sure the return paths for all currents are as close as possible to the paths the currents took to reach their destinations. For example, do not power components on the analog side of Figure 59b with  $\mathrm{D}V_{\mathrm{DD}}$  since that would force return currents from  $\mathrm{D}V_{\mathrm{DD}}$  to flow through AGND. Also, try to avoid digital currents flowing under analog circuitry, which could happen if the user placed a noisy digital chip on the left half of the board in Figure 59c. Whenever possible, avoid large discontinuities in the ground plane(s) (such as are formed by a long trace on the same layer), since they force return signals to travel a longer path. And of course, make all connections to the ground plane directly, with little or no trace separating the pin from its via to ground.

If the user plans to connect fast logic signals (rise/fall time < 5 ns) to any of the ADuC834's digital inputs, add a series resistor to each relevant line to keep rise and fall times longer than 5 ns at the ADuC834 input pins. A value of  $100\Omega$  or  $200\Omega$  is usually sufficient to prevent high-speed signals from coupling capacitively into the ADuC834 and affecting the accuracy of ADC conversions.

### **ADuC834 System Self-Identification**

In some hardware designs it may be an advantage for the software running on the ADuC834 target to identify the host MicroConverter. For example, code running on the ADuC834 may also be used with the ADuC824 or the ADuC816 but is required to operate differently.

The CHIPID SFR is a read-only register located at SFR address C2 hex. The upper nibble of this SFR is set to 2Xhex to designate an ADuC834.

### **Clock Oscillator**

As described earlier, the core clock frequency for the ADuC834 is generated from an on-chip PLL that locks onto a multiple (384 times) of 32.768 kHz. The latter is generated from an internal clock oscillator. To use the internal clock oscillator, connect a 32.768 kHz parallel resonant crystal between XTAL1 and XTAL2 pins (32 and 33) as shown in Figure 60.

As shown in the typical external crystal connection diagram in Figure 60, two internal 12 pF capacitors are provided on-chip. These are connected internally, directly to the XTAL1 and XTAL2 pins and the total input capacitances at both pins is detailed in the specification section of this data sheet. The value of the total load capacitance required for the external crystal should be the value recommended by the crystal manufacturer for use with that specific crystal. In many cases, because of the on-chip capacitors, additional external load capacitors will not be required.




Figure 60. External Parallel Resonant Crystal Connections

### OTHER HARDWARE CONSIDERATIONS

To facilitate in-circuit programming, plus in-circuit debug and emulation options, users will want to implement some simple connection points in their hardware that will allow easy access to download, debug, and emulation modes.

#### **In-Circuit Serial Download Access**

Nearly all ADuC834 designs will want to take advantage of the in-circuit reprogrammability of the chip. This is accomplished by a connection to the ADuC834's UART, which requires an external RS-232 chip for level translation if downloading code from a PC. Basic configuration of an RS-232 connection is illustrated in Figure 61 with a simple ADM202-based circuit. If users would rather not design an RS-232 chip onto a board, refer to the application note "uC006–A 4-Wire UART-to-PC Interface" for a simple (and zero-cost-per-board) method of gaining in-circuit serial download access to the ADuC834.

<sup>1</sup>Application note uC006 is available at www.analog.com/microconverter

In addition to the basic UART connections, users will also need a way to trigger the chip into download mode. This is accomplished via a 1 k $\Omega$  pull-down resistor that can be jumpered onto the *PSEN* pin, as shown in Figure 61. To get the ADuC834 into download mode, simply connect this jumper and power-cycle the device (or manually reset the device, if a manual reset button is available) and it will be ready to receive a new program serially. With the jumper removed, the device will come up in normal mode (and run the program) whenever power is cycled or RESET is toggled.

Note that *PSEN* is normally an output (as described in the External Memory Interface section) and it is sampled as an input only on the falling edge of RESET (i.e., at power-up or upon an external manual reset). Note also that if any external circuitry unintentionally pulls *PSEN* low during power-up or reset events, it could cause the chip to enter download mode and therefore fail to begin user code execution as it should. To prevent this, ensure that no external signals are capable of pulling the *PSEN* pin low, except for the external *PSEN* jumper itself.

## **Embedded Serial Port Debugger**

From a hardware perspective, entry to serial port debug mode is identical to the serial download entry sequence described above. In fact, both serial download and serial port debug modes can be thought of as essentially one mode of operation used in two different ways.

Note that the serial port debugger is fully contained on the ADuC834 device, (unlike "ROM monitor" type debuggers) and therefore no external memory is needed to enable insystem debug sessions.

### **Single-Pin Emulation Mode**

Also built into the ADuC834 is a dedicated controller for single-pin in-circuit emulation (ICE) using standard production ADuC834 devices. In this mode, emulation access is gained by connection to a single pin, the  $\it EA$  pin. Normally, this pin is hard-wired either high or low to select execution from internal or external program memory space, as described earlier. To enable single-pin emulation mode, however, users will need to pull the  $\it EA$  pin high through a 1 k $\Omega$  resistor as shown in Figure 61. The emulator will then connect to the 2-pin header also shown in Figure 61. To be compatible with

the standard connector that comes with the single-pin emulator available from Accutron Limited (www.accutron.com), use a 2-pin 0.1-inch pitch "Friction Lock" header from Molex (www.molex.com) such as their part number 22-27-2021. Be sure to observe the polarity of this header. As represented in Figure 61, when the Friction Lock tab is at the right, the ground pin should be the lower of the two pins (when viewed from the top).

#### **Enhanced-Hooks Emulation Mode**

ADuC834 also supports enhanced-hooks emulation mode. An enhanced-hooks-based emulator is available from Metalink Corporation (www.metaice.com). No special hardware support for these emulators needs to be designed onto the board since these are "pod-style" emulators where users must replace the chip on their board with a header device that the emulator pod plugs into. The only hardware concern is then one of determining if adequate space is available for the emulator pod to fit into the system enclosure.

### **Typical System Configuration**

A typical ADuC834 configuration is shown in Figure 61. It summarizes some of the hardware considerations discussed in the previous paragraphs.

Figure 61 also includes connections for a typical analog measurement application of the ADuC834, namely an interface to an RTD (Resistive Temperature Device). The arrangement shown is commonly referred to as a 4-wire RTD configuration.

Here, the on-chip excitation current sources are enabled to excite the sensor. An external differential reference voltage is generated by the current sourced through resistor R1. This current also flows directly through the RTD, which generates a differential voltage directly proportional to temperature. This differential voltage is routed directly to the positive and negative inputs of the primary ADC (AIN1, AIN2 respectively). A second external resistor, R2, is used to ensure that absolute analog input voltage on the negative input to the primary ADC stays within that specified for the ADuC834, i.e., AGND + 100 mV.

It should also be noted that variations in the excitation current do not affect the measurement system as the input voltage from the RTD and reference voltage across R1 vary ratiometrically with the excitation current. Resistor R1 must, however, have a low temperature coefficient to avoid errors in the reference voltage over temperature.




Figure 61. Typical System Configuration

#### QUICKSTART DEVELOPMENT SYSTEM

The QuickStart Development System is a full featured, low cost development tool suite supporting the ADuC834. The system consists of the following PC-based (Windows-compatible) hardware and software development tools.

**Hardware:** ADuC834 Evaluation Board, and Serial Port Cable

**Code Development:** 8051 Assembler

**Code Functionality:** ADSIM, Windows MicroConverter Code Simulator

In-Circuit Code Download: Serial Downloader

In-Circuit Debugger/Emulator: Serial Port/Single Pin Debugger/Emulator with Assembly and C Source debug

**Misc. Other:**CD-ROM Documentation and Two Additional Prototype Devices

Figures 62 shows the typical components of a QuickStart Development System while Figure 63 shows a typical debug session. A brief description of some of the software tools' components in the QuickStart Development System is given below.






Figure 62. Components of the QuickStart Dev System

Figure. 63. Typical Debug Session

#### **Download- In Circuit Downloader**

The Serial Downloader is a software program that allows the user to serially download an assembled program (Intel Hex format file) to the on-chip program FLASH memory via the serial COM1 port on a standard PC. An Application Note (uC004) detailing this serial download protocol is available from www.analog.com/microconverter.

# DeBugger/Emulator — In-Circuit Debugger/Emulator

The Debugger/Emulator is a Windows application that allows the user to debug code execution on silicon using the MicroConverter UART serial port or via a single pin to provide non-intrusive debug. The debugger provides access to all on-chip peripherals during a typical debug session, including single-step and multiple break-point code execution control. C source and Assembly level debug are both possible with the emulator.

## ADSIM—Windows Simulator

The Simulator is a Windows application that fully simulates the MicroConverter functionality including ADC and DAC peripherals. The simulator provides an easy-to-use, intuitive, interface to the MicroConverter functionality and integrates many standard debug features; including multiple breakpoints, single stepping; and code execution trace capability. This tool can be used both as a tutorial guide to the part as well as an efficient way to prove code functionality before moving to a hardware platform.

# **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

52-Lead MQFP (S-52)

