

NEC's LOW POWER GPS RF RECEIVER

UPB1008K

FEATURES

- LOW POWER CONSUMPTION: 52 mW
- DUAL-CONVERSION IQ DOWN CONVERTER¹:
 Reference frequency: REFin = 27 MHz
- PSEUDO-BASEBAND WITH 2-BIT DIGITIZED OUTPUT
- ON-CHIP LNA, ON-CHIP FREQUENCY SYNTHESIZER, IF AGC AMPLIFIER:

with 45 dB typical range of adjustable gain

• SMALL 36 PIN QFN PACKAGE:

Flat lead style for better RF performance


Note

1. Based on eRide's proprietary GPS DSP architecture

APPLICATIONS

- E911 ENABLED MOBILE PHONE
- IN-VEHICLE NAVIGATION SYSTEMS
- LOW POWER HANDHELD GPS RECEIVER
- PC/PDA+GPS INTEGRATION
- ASSET TRACKING


BLOCK DIAGRAM



DESCRIPTION


NEC's UPB1008K is a Silicon RFIC especially designed for handheld low power/low cost GPS receivers. The IC combines an LNA, followed by a double-conversion RF/IF downconverter block and a PLL frequency synthesizer on one chip. The second IF Freqency is a pseudo-baseband signal into a on-chip 2-bit A/D converters. The device can operate on a supply voltage as low as 2.7 V, and is a housed in a small 36 pin QFN (Quad, Flat, No-lead) package, resulting in a very low power consumption and reduced board space.

NEC's stringent quality assurance and test procedures ensure the highest reliability and performance.



California Eastern Laboratories

ADVANCED GPS COMPLETE SOLUTION



ADVANCED GPS COMPLETE SOLUTION

"NEC Corporation and eRide, Inc. have teamed to provide an advanced positioning solution delivering high GPS performance, accuracy, integration and architecture flexibility. The chip set combines CEL's **UPB1008K** receiver IC with eRide's **Opus One** SOC (System-on-a-Chip) Baseband ASIC and is suitable for standard GPS products as well as Cellular Handset applications. Also provided are scalable client navigation software and drivers, plus location-aiding data from eRide's Smart Server. Together, they offer a complete hardware/infrastructure solution.

The chip set's design allows it to operate independently of wireless interface standards - and independently of the host product's CPU and Operating System. This unique approach to system integration makes it easy to deploy the chip set into an wireless application, in any wireless network. A "Universal Hardware" solution, the design promises lower manufacturing costs and, ultimately lower cost to the consumer.

The chip set's advanced positioning architecture offers unmatched sensitivity providing fast, accurate positioning architecture offers unmatched sensitivity providing fast and accurate position fixes, even when indoors or in deep in urban canyons."

HIGH PERFORMANCE GPS OMNI MODE

LI, C/A code receiver

Performance	Indoor	Outdoor
Time to First Fix w/ aiding	5-7sec	1-3sec
Time to First Fix w/o aiding	10-20sec	3-5sec
Accuracy	10-25m cep	2-5m cep
Sensitivity	-155dBm	-142dBm
	in 1sec dwells	in two 10msec dwells

Superior performance in high reflection indoor environments and in urban canyon types of outdoor environments

POWER DISSIPATION

First Fix	400 mW	
Tracking	200-300 mW	
Stand By	30 mW	

ELECTRICAL CHARACTERISTICS (TA = 25°C, Vcc = 3.0 V, unless otherwise specified)

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
Icc	Total Circuit Current, No Signals	mA 14		18	23.5
Vcc	Supply Voltage	V	2.7	3.0	3.3
ICC_PD	Power down current, PIN 13 = VIL	μΑ	μΑ –		10
Icc rf	RF Block Circuit Current (pin 3), No signal	μΑ 0.4		0.5	0.7
Icc Io	VCO Block Circuit Current (pin 7), No signal	mA 4.1		5.6	7.2
ICC pll	PLL Block Circuit Current (pin 9), No signal	mA 2.7		3.6	4.7
ICC bb	Baseband Block Circuit Current (pin 23), No signal,	mA	2.5	3.4	4.3
	open load				
ICC if	IF Block Circuit Current (pin 28) , No signal	mA	2.7	3.7	4.7
ICC Ina	Pre-Amplifier Open Connector Current (pin 36), No signal	mA	1.0	1.4	1.8

LNA/RF DOWNCONVERTER

 $(\text{fRFin} = 1575.42 \text{ MHz}, \text{f1stLOin} = 1400 \text{ MHz}, \text{PLO} = -10 \text{ dBm}, \text{ f1stLF} = 175 \text{ MHz}, \text{Pin} \text{ 13: VIL} = 3 \text{ V}, \text{ZL differential} = 32\Omega \text{ \& Zs} = \Gamma \text{opt})$

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS MIN		TYP	MAX
CGLNA_MIX	Power conversion gain from 2nd LNA/mixer to 1st IF, PRFin = -50 dBm	dB	18	23	28
NFLNA_MIX	Noise Figure of 2nd LNA/mixer(SSB), Input matched	dB	_	5	_
P1dBLNA_MIX	1 dB Compression refer to source, Input matched	dBm	_	-38	_
ZLNAin	RF Input Impedance of LNA	Ohm	_	31	_
ZMIXout	IF Output Impedance of Mixer	Ohm		32	
ALO-IF	Local Signal Leak to IF, f1stLOin=1400 MHz, PLo = 0 dBm	dBm	_	-35	_
ALO-RF	Local Signal Leak to RF, f1stLOin=1400 MHz, PLo = 0 dBm	dBm	_	-50	_

PLL

SYMBOLS	YMBOLS PARAMETERS AND CONDITIONS		MIN	TYP	MAX
Ісрон	PLL Charge Pump High Side Current @ VcPout = Vcc/2	μΑ	_	200	_
ICPOL	PLL Charge Pump Low Side Current @ VcPout = Vcc/2	μΑ	_	-200	_
fpD	Phase Comparison Frequency	MHz	_	13.5	_

CRYSTAL OSCILLATOR/REVERENCE AMPLIFIER BLOCK

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
VREFin	Reference input minimum level	mVpp 50 200 -		_	
fref	Input Frequency of Reference Input	MHz	_	27	_
VT	VCO Control Voltage, PLL Locked	V	0.8	1.5	2.2
C/N	VCO C/N, ∠1kHz, Loop band width = 5 kHz	dBc/Hz	57	62	_

AGC AMPLIFIER, I-Q DEMODULATOR, and ADC BLOCK(f1stlFin = 175 MHz, $Zin = 600\Omega$)

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX
CGAGC/MIX	Maximum voltage conversion gain of AGC amplifier/ I-Q mixer, Pin = -60 dBm, VAGC = 0.5 V, Unmatched	dB	_	30	_
	Minimum voltage conversion gain of AGC amplifier/ I-Q mixer, Pin = -60 dBm, VAGC = 2.0 V, Unmatched	dB	_	-15	_
AAGC/MIX	AGC control range, VAGC = 0.5 V to 2 V	dB	25	45	_
P1dBAGC	1 dB compression input to AGC amplifier, set voltage gain = 30 dB	dBm	-	-45	-
VAGC	AGC control voltage	V	0.5	_	2.0
BW	3dB Mixer Bandwidth	MHz	_	10	_
VIQ-C	IQ BalanceControl Voltage, Gain(Ich) = Gain (Qch)	V	_	2.1	2.8
AIQ-C	IQ Balance Control Gain Range, VIQ-C = 0 to 3 V	dB	4.0	6.5	-
Duty Ich	Ich Mag Bit Output Pulse Duty, P1stlFin = -84 dBm Vagc = 0.5 V, VIQ-C = 0 V	%	50	-	_
Duty Qch	Qch Mag Bit Output Pulse Duty, PIF2in = -88 dBm Vagc = 0.5 V, VIQ-c = 0 V	%	50	-	-

BASEBAND AMPLIFIER BLOCK (Zs = $2k\Omega$ & ZL = $2k\Omega$)

SYMBOLS	PARAMETERS AND CONDITIONS	UNITS	MIN	TYP	MAX	l
Vввон	Baseband output logic high, CL = 10 pF	V	2.0	_	_	
VBBOL	Baseband output logic low, CL = 10 pF	V	0	_	0.5	

ABSOLUTE MAXIMUM RATINGS^{1,2} (TA = 25°C)

SYMBOLS	PARAMETERS	UNITS	RATINGS
Vcc	Supply Voltage ⁴	Vcc	3.6
Pb	Total Power Dissipation ³	mW	361
Тор	Operating Temperature	°C	-40 to +85
Тѕтс	Storage Temperature	°C	-55 to +150
ICC_total	Total Circuit Current ⁴		


Notes:

- 1. Operation in excess of any one of these parameters may result in permanent damage.
- 2. More than two items must not be reached simultaneously.
- 3. TA = +85°C, mounted on a 50 x 50 x 1.6 mm double-sided copper clad epoxy glass PWB.
- 4. TA = 25°C

RECOMMENDED OPERATING CONDITIONS

SYMBOLS	PARAMETERS	UNITS	MIN	TYP	MAX
Vcc	Supply Voltage	V	2.7	3.0	3.3
Тор	Operating Temperature	°C	-40	+25	+85
fRFin	RF Input Frequency	MHz		1575	
fREFin	Reference Frequency	MHz		27	
f1stLo	1st LO Oscillating				
	Frequency	MHz		1400	
f1stlFin	1st IF Input Frequency	MHz		175	
f2ndLOin	2nd LO Input Frequency	MHz		175	
VIH	Power Down Control				
	Voltage "High"	V	2		Vcc
VIL	Power Down Control				
	Voltage "Low"	V	0		0.5

APPLICATION CIRCUIT




Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
1	GNDIna	Ground pin of LNA	3 0
2	LNAin	Input pin of low noise amplifier. It is a single-ended open collector design. Capacitive coupling is required; external matching will improve gain or NF.	Peopulator B GND
3	VCCrf	Supply voltage pin of LNA, RF mixer and VCO voltage regulator.	70
4	GNDIo	Ground pin of 1st LO Oscillator circuit and RF Mixer.	3 7
			r=300 ≹ ⊕ ⊕ ₹ =300
5 6	1stLO-OSC1 1stLO-OSC2	Pin 5 & 6 are base pins of the differential amplifier for 1st LO oscillator. These pins require an LC (varacator) tank circuit to oscillate at around 1400 MHz.	6 D VCC × r=4.4k
7	VCCIo	Supply voltage pin of oscillator circuit for 1st LO Oscillator and RF mixer	Regulator GND GIND Gidc=941u
8	PDout	This is a current mode charge pump output. For connection to a passive RC loop filter for driving external varactor diode of 1stLO-OSC.	Source Control A A ESD
9	VCCdig	Supply voltage pin of digital portion of the chip.	G. Sink Control
10	REFin	Input pin of reference frequency buffer. This pin should be equipped with external 27 MHz oscillator (e.g. TCXO).	9
11	GNDdig	Ground pin of digital portion of the chip.	ESD

Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
12	I/Q Balance Control	The voltage on this pin controls the Q channel IF Amplifier Gain. Gain control of ±2 dB can be achieved for 0~3 V. Leave open-circuited if not used. Ogain Ov 1.5 V 3 V V	12 D 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
13	PD1	Standby mode control. Low=whole chip OFF & High=Whole chip ON.	Vcc SESD 13 F=28k
14 15	2IFout-Q 2IFout-Qb	Differential ouptut pins of quadrature demodulator Q output. Adding a lowpass shunt capacitor between these pins will define the IF Bandwidth.	28
16	DC offset Qb	DC offset compensation pin for C arm. A low pass capacitor shunt to Pin 17 is required. DC offset compensation pin for Q-bar arm. A low pass capacitor shunt to Pin 16 is required.	28

	JNCTIONS	T	
Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
18	GNDbb	Ground pin of CMOS output driver.	23.
19	Qmag	Digitized Q signal. Magnitude bit of 2-bit ADC output.	
20	Qsign	Digitized Q signal. Sign bit of 2-bit ADC output	r=21.5
21	Isign	Digitized I signal. Sign bit of 2-bit ADC output.	
22 23	Imag VCCbb	Digitized I signal. Magnitude bit of 2-bit ADC output. Supply voltage pin of CMOS output driver.	7 = 5k r=21.5
24 25	DCoffsetIb DCoffsetI	DC offset compensation pin for I-bar arm. A low pass capacitor shunt to Pin 25 is required. DC offset compensation pin for I arm.	See pin 16 & 17 schematic
		A low pass capacitor shunt to Pin 24 is required.	
26	2IFout-lb	Differential output pins of quadrature	See pin 14 & 15 schematic
27	2IFout-I	demodulator I output. Adding a lowpass shunt capacitor between these pins will define the IF bandwidth.	
28 29	VCC if VAGC	Supply voltage pin of analog portion of the chip. Gain control voltage pin of IF amplifier. This voltage	28 🔷
		performs reverse control,(i.e., VAGC up → gain down). If this pin is left open, then it is default at maximum gain. Typical AGC Gain Response 0 15 0.5 1.5 2 VAGC (V)	ESD F=300 To AGC Amp To AGC Amp To AGC Amp To AGC Amp
30	IF-in1	Differential input pins of 1st IF AGC amplifier	28
31 32	IF-in2 GNDanalog	Ground pin of analog portion of the chip.	ESD red ESD 131
33 34	Mixout2 Mixout1	Differential output pins of RF mixer. This is an emitter follower output buffer, provide a 50Ω output load.	Regulator Co.1.87p

Pin No.	Symbol	Function and Application	Internal Equivalent Circuit
35	Vref	Base-emitter junction voltage wth respect to ground. May be used for biasing an external discrete transistor. Regulation will develop PTAT current.	Regulator September 1 September 1 September 2 Septembe
36	LNAbias	LNA output pin. External bias (Vcc) and matching for gain is required.	See pin 2 schematic


INTERNAL BLOCK DIAGRAM



ORDERING INFORMATION

Part Number	Package
UPB1008K	36 Pin plastic QFN

OUTLINE DIMENSIONS (Units in mm)



Caution:

The island pins located on the corners are needed to fabricate products in our plant, but do not serve any other function.

Consequently the island pins should not be soldered and should remain non-connection pins.

Life Support Applications

These NEC products are not intended for use in life support devices, appliances, or systems where the malfunction of these products can reasonably be expected to result in personal injury. The customers of CEL using or selling these products for use in such applications do so at their own risk and agree to fully indemnify CEL for all damages resulting from such improper use or sale.

California Eastern Laboratories, Your source for NEC RF, Microwave, Optoelectronic, and Fiber Optic Semiconductor Devices.
4590 Patrick Henry Drive • Santa Clara, CA 95054-1817 • (408) 988-3500 • FAX (408) 988-0279 • www.cel.com

DATA SUBJECT TO CHANGE WITHOUT NOTICE