

NEC'S LOW POWER GPS RF RECEIVER BIPOLAR ANALOG + INTEGRATED CIRCUIT

UPB1009K

DESCRIPTION

The μ PB1009K is a silicon monolithic IC developed for GPS receivers. This IC integrates a full VCO, second IF filter, 4-bit ADC, and digital control interface to reduce cost and mounting space. In addition, its power consumption is low.

Moreover, use of a TCXO with frequency of 16.368 MHz/16.384 MHz, 14.4 MHz, 19.2 MHz, or 26 MHz switchable with an on-chip divider is possible.

NEC's stringent quality assurance and test procedures ensure the highest reliability and performance.

FEATURES

• Double conversion : freein = 16.368 MHz, f1stlFin = 61.380 MHz, f2ndlFin = 4.092 MHz

: $f_{REFin} = 14.4$, 16.384, 19.2, $26 \, MHz$, $f_{1stlFin} = 62.980 \, MHz$, $f_{2ndlFin} = 2.556 \, MHz$

Multiple system clocks
 : On-chip switchable frequency divider (1/N = 100, 3/256, 9/1024, 65/4096)

• A/D converter : On-chip 4-bit A/D converter

High-density RF block : On-chip VCO tank circuit and 2ndIF filter

• Supply voltage : Vcc = 2.7 to 3.3 V

Low current consumption : Icc = 26.0 mA TYP. @ Vcc = 3.0 V, N = 100

High-density surface mountable : 44-pin plastic QFN

APPLICATIONS

- Consumer use GPS receiver of reference frequency 16.368 MHz, 2nd IF frequency 4.092 MHz
- Consumer use GPS receiver of reference frequency 14.4, 16.384, 19.2, 26 MHz, 2ndIF frequency 2.556 MHz

Caution Observe precautions when handling because these devices are sensitive to electrostatic discharge.



ORDERING INFORMATION

Part Number	Package	Supplying Form		
μPB1009K-E1	44-pin plastic QFN	12 mm wide embossed taping Pin 1 indicates pull-out direction of tape		
		Qty 1.5 kpcs/reel, Dry pack specification		

Remark To order evaluation samples, contact your nearby sales office. Part number for sample order: μ PB1009K



PRODUCT LINE-UP (TA = +25°C, Vcc = 3.0 V)

Туре	Part Number	Functions (Frequency unit: MHz)	Vcc (V)	Icc (mA)	CG (dB)	Package	Status
Clock Frequency Specific 1 chip IC	μ Ρ Β1009Κ	Pre-amplifier + RF/IF down- converter + PLL synthesizer REF = 16.368 1stIF = 61.380/2ndIF = 4.092 REF = 14.4, 16.384, 19.2, 26 1stIF = 62.980/2ndIF = 2.556 On-chip 4-bit ADC	2.7 to 3.3	26.0		44-pin plastic QFN	New Device
	μ P B1008K	LNA + Pre-amplifier + RF/IF down-converter + PLL synthesizer REF = 27.456 1stIF = 175.164/2ndIF = 0.132 On-chip 2-bit ADC	2.7 to 3.3	18.0	100 to 120	36-pin plastic QFN	
	μPB1007K	Pre-amplifier + RF/IF down- converter + PLL synthesizer REF = 16.368 1stIF = 61.380/2ndIF = 4.092	2.7 to 3.3	25.0	100 to 120	36-pin plastic QFN	Available
	μPB1005K	REF = 16.368 1stIF = 61.380/2ndIF = 4.092				36-pin plastic QFN	


Remark Typical performance. Please refer to ELECTRICAL CHARACTERISTICS in detail.

SYSTEM APPLICATION EXAMPLE

GPS receiver RF block diagram

PD1 and PD2 in the figure are Power Save Mode control pins.


MS1 and MS2 in the figure are TXCO (GPS, W-CDMA, PDC, GSM) control pins.



Caution This diagram schematically shows only the μ PB1009K's internal functions on the system. This diagram does not present the actual application circuits.



PIN CONNECTION AND INTERNAL BLOCK DIAGRAM





PIN EXPLANATION

Pin No.	Pin Name	Function and Application	Internal Equivalent Circuit
1	PreAMPout	Output pin of preamplifier.	1 42
2	Rext	Connect a resistor for the reference constant-current power supply to this pin. Ground this pin at 22 k Ω .	
3	RegGND	Ground pin for regulator.	
42	PreAmpVcc	Power supply voltage pin for preamplifier. Connect a bypass capacitor to this pin to reduce the high-frequency impedance.	Regulator Regulator
43	PreAmpGND	Ground pin of preamplifier.	
44	PreAmpin	Input pin of preamplifier.	43 3
4	1stMIXin	1stMIX input pin.	40 + + +
5	1stMIXGND	Ground pin for first MIX.	
40	1stMIXVcc	Power supply voltage pin for RF mixer. Connect a bypass capacitor to this pin to reduce the high-frequency impedance.	Gibert
41	1stlFout	Output pin of RF mixer. Insert an IFSAW filter between this pin and pin 37. The VCO oscillation signal can be monitored on this pin.	4) (4) (41) (Bias) (5)



Pin No.	Pin Name	Fund	ction and A	pplication	Internal Equivalent Circuit
6 12	MS1 MS2	Low: 0 to 0.3 (V)	MS1 : L MS2 : L	TCXO : 16.368, 16.384 MHz	14 <u>Figure 1</u>
		High: Vcc - 0.3 to	MS1 : L MS2 : H	TCXO : 19.2 MHz	
		Vcc (V)	MS1 : H MS2 : L	TCXO : 14.4 MHz	126
			MS1 : H MS2 : H	TCXO : 26 MHz	
11	CPout	Output pin of external R and dumping factor frequency (Isin	d C to this por and natu	pin to set a ral angular	se in in its second sec
					(14)
13	Refin		ference tra	out pin. Connect ansmitter (such as	Source Source
14	PLLVcc	Power supply voltage pin of PLL. Connect a bypass capacitor to this pin to reduce the high-frequency impedance.			15
15	PLLGND	Ground pin of	PLL.		(14)
16	CLKout	Clock (frexo)	output pin (IC test pin).	from divider



Pin No.	Pin Name	Function and Application	Internal Equivalent Circuit
7	LoVcc	Power supply voltage pin of VCO. Connect a bypass capacitor to this pin to reduce the high-frequency impedance.	7 VCO out
8	VCO1 VCO2	IC test pin. Leave this pin open when the μPB1009K is mounted on board.	8 VCO cont o D D D D D D D D D D D D D D D D D D
10	LoGND	Ground pin of VCO.	9
17	IFGND	Ground pin of IF block.	39 \$ \$ \$
18	2ndlFout	Output pin of IF amplifier.	
38	1stlFin	Input pin of second IF mixer.	
39	IFVcc	Power supply voltage pin of IF block.	38 Bias (17)



Pin No.	Pin Name	Function and Application	Internal Equivalent Circuit
19	2ndlFin	Input pin of ADC buffer amplifier.	(24) (S, 8, 6) (S,
20	DCOFFout	Output pin of DC trimming OP amplifier.	GZ SY.
21	DCOFFin	DC trimming pulse input pin. Connect this pin to pin 20 via a capacitor to convert an input pulse signal into DC.	19 1.8 kΩ G 8 8 8 9
22 23	GNDana GNDbuf	Ground pin for OP amplifier and ADC power supply.	24
24	Vodana	Power supply pin for OP amplifier and ADC comparator.	31
25	Voobuf	Power supply pin for output driver amplifier of ADC. Connect this pin to the ground pin of the A/D converter via a bypass capacitor to reduce the high-frequency impedance.	22 PB
26	GNDsub	Ground pin of CMOS substrate.	A 27 29
27 28 29 30	D0 D1 D2 D3	Digital signal output pins. LSB = D0, MSB = D3	inv (28)(30)
31	SCKin	Sampling clock signal input pin.	23
32	AGCin	AGC control pulse signal input pin.	(24)
33	AGCout	AGC control signal output pin.	21 32 20 33 33 33



Pin No.	Pin Name	Function and Application		Application	Internal Equivalent Circuit
34	V _{DD} logi	Power supply logic.	voltage pi	n for power control	34
35	GNDlogi	Ground pin fo	r power co	entrol logic.	<u>+</u> "
36 37	PD1 PD2	Low: 0 to 0.3 (V)	PD1 : L PD2 : L	Sleep mode (all circuits off).	(36)
		High: Vcc - 0.3 to	PD1 : L PD2 : H	Warm-up mode (PLL on).	37
		Vcc (V)	PD1 : H PD2 : L	Calibration mode (PLL + IF + ADC on).	
			PD1 : H PD2 : H	Active mode (all circuits on).	35



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Test Conditions	Ratings	Unit
Supply Voltage	Vcc	T _A = +25°C	3.6	V
Total Circuit Current	ICCTotal	T _A = +25°C	100	mA
Power Dissipation	Po	$T_A = +25^{\circ}C$ Note	266	mW
Operating Ambient Temperature	TA		-40 to +85	°C
Storage Temperature	T _{stg}		-55 to +125	°C

Note Mounted on double-sided copper-clad $50 \times 50 \times 1.6$ mm epoxy glass PWB

RECOMMENDED OPERATING RANGE

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply Voltage	Vcc	2.7	3.0	3.3	V
Operating Ambient Temperature	TA	-30	+25	+85	°C
RF Input Frequency	f RFin	-	1 575.42	_	MHz
1st LO Oscillating Frequency	f _{1stLOin}	-	1 636.8/1 638.4	_	MHz
1st IF Input Frequency	f _{1stlFin}	-	61.38/62.98	_	MHz
2nd LO Input Frequency	f _{2ndLOin}	-	65.472/65.536	-	MHz
2nd IF Input Frequency	f 2ndlFin	-	4.092/2.556	_	MHz
Reference Input/Output Frequency	freFin freFout	-	тсхо	-	MHz
Clock mode control voltage (Low Level)	VIL1	0	-	0.3	V
Clock mode control voltage (High Level)	V _{IH1}	Vcc – 0.3	-	Vcc	V
Power-down control voltage (Low Level)	VIL2	0	-	0.3	V
Power-down control voltage (High Level)	V _{IH2}	Vcc – 0.3	-	Vcc	V



POWER-DOWN CONTROL MODE

The μ PB1009K consists of an RF block, an IF block, and a PLL block. By controlling reduction of power to each block (by applying a voltage to the PD1 and PD2 pins), the following four modes can be used.

Mode	Mode Name	Test Conditions		RF Block	IF Block	PLL Block
No.		PD1 PD2 (IF + ADC)		(IF + ADC)		
1	Active mode	L	Н	ON	ON	ON
2	Calibration mode	Н	Н	OFF	ON	ON
3	Warm-up mode	Н	L	OFF	OFF	ON
4	Sleep mode	L	L	OFF	OFF	OFF

Caution To use only the active mode and sleep mode, fix PD1 to L and select the desired mode with PD2.

REFERENCE CLOCK CONTROL MODE

The divided frequency can be selected as follows so that it can be shared with the TCXO of each system.

TCXO Frequency	Test Conditions		1/N	Phase Comparison Frequency
	PD1	PD2		
16.368 MHz (GPS) 16.384 MHz (GPS)	L	L	1/100	16.368 MHz 16.384 MHz
19.2 MHz (W-CDMA)	L	Н	3/256	19.2 MHz
14.4 MHz (PDC)	Н	L	9/1024	14.4 MHz
26 MHz (GSM)	Н	Н	65/4096	26 MHz

Caution When the reference clock frequency is 16.368 MHz, the 1stlF frequency and 2ndlF frequency are 61.38 MHz and 4.092 MHz, respectively. They are respectively 62.98 MHz and 2.556 MHz in all other cases.



ELECTRICAL CHARACTERISTICS (Ta = +25°C, Vcc = 3.0 V)

	1					
Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Rest current of overall IC in each mode	Rest statu MS1 = L, I	s without input signal, including sampling classes L	ock.			
Sleep mode Note	Is	PD1 = L, PD2 = L	1.3	2.2	3.5	mA
Warm-up mode	lw	PD1 = H, PD2 = L	10.5	13.0	15.5	mA
Calibration mode	Ic	PD1 = H, PD2 = H	18.0	22.0	25.3	mA
Active mode	la	PD1 = L, PD2 = H	22.1	26.0	30.0	mA
Rest current of PLL block in each clock mode		PLL block. Overall current in calibration moode (MS1 = L, MS2 = L). PD1 = H, PD2 = L		ctive mode	increases	from that
Current when 1/100 divider is used	I _{w1}	MS1 = L, MS2 = L	5.3	6.5	7.6	mA
Current when 256/3 divider is used	lw2	MS1 = L, MS2 = H	9.7	11.3	12.6	mA
Current when 1024/9 divider is used	lwз	MS1 = H, MS2 = L	10.2	12.1	13.5	mA
Current when 4096/65 divider is used	I _{w4}	MS1 = H, MS2 = H	10.4	12.3	13.9	mA
Maximum mode control pin current						
6 pin	MS1	H application	_	-	20	μΑ
		L application	-20	-	-	μΑ
12 pin	MS2	H application	-	-	20	μΑ
		L application	-20	-	-	μΑ
36 pin	PD1	H application	_	-	1	μΑ
		L application	-1	-	=	μΑ
37 pin	PD2	H application	_	-	1	μΑ
		L application	-1	-	-	μΑ
<pre-amplifier></pre-amplifier>	frefin = 1 57	75.42 MHz				
Circuit Current 1	Icc1	No Signals, 1-pin current	1.9	2.3	2.7	mA
Power Gain	GLNA	P _{RFin} = -40 dBm	12.5	15.0	17.5	dB
Noise Figure	NFLNA	f _{RFin} = 1 575 MHz	_	3.0	3.5	dB
Saturated Output Power	Po(SAT)LNA	P _{RFin} = -10 dBm	-4.0	-2.7	_	dBm
Input 1dB Compression Level	P _{LNA-1}	frFin = 1 575.42 MHz	-25	-21.8	-	dBm
Input 3rd Order Intercept Point	IIРзьма	frein = 1 575.42 MHz, 1 576.42 MHz	-12	-9.5	-	dBm
Input Inpedance	ZinLNA	Calculated from S-parameter where input DC cut capacitance = 1 nF, output load L	-	11.2 – j21.5	_	Ω
Output Inpedance	ZoutLNA	= 100 n, and DC cut capacitance = 1 nF	_	16.4 – j136.6	-	Ω

Note Most of the current flows into the ADC ladder resistor ($VDDana \rightarrow GNDana$) in the sleep mode, and the sleep mode current between other Vcc (VDD) and GND is 10 μ A maximum.



ELECTRICAL CHARACTERISTICS (TA = +25°C, Vcc = 3.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
<rf mixer=""></rf>	fre = 1 575.42 MHz, f _{1stLOin} = 1 636.80 MHz, f _{1stlF} = 61.38 MHz						
Circuit Current 2	Icc2	No Signals, 40 pin current		2.0	2.5	3.0	mA
RF Conversion Gain	CGRF	Premixin = -40 dBm		14.0	16.1	19.0	dB
Noise Figure	SSBNFRFMIX	SSBNF = 10*log (2* value) -1) MHz	DSBNF (Linear	-	12.8	16.0	dB
Maximum IF Output	Po (SAT) RFMIX	Premixin = -10 dBm		-4.0	-0.8	-	dBm
Input 1dB Compression Level	P _{RFMIX-1}	fremixin = 1 575.42 M	Hz	-29.0	-25.5	ı	dBm
Input 3rd Order Intercept Point	IIP _{3RFMIX}	fremixin = 1 575.42 M f1stLO = 1 636.8 MHz	Hz, 1 576.42 MHz	-19.0	-17.2	I	dBm
LO Leakage to IF Pin	LOif	J	MHz frequency when	ı	-34.5	-30	dBm
LO Leakage to RF Pin	LORF	VCO oscillates corre	ectly.	ı	-54.7	-30	dBm
Input Inpedance	ZinMIX	Calculated from S-p DC cut capacitance	arameter where input = 1 nF and output	-	50.1 – j22.3	-	Ω
Output Inpedance	ZoutMIX	DC cut capacitance = 1 nF		ı	57.3 + j2.6	ı	Ω
<if ifamp="" lpf,="" mixer,=""></if>	$f_{1stFin} = 61.$	38 MHz, f _{2ndLOin} = 65.	472 MHz, $Z_L = 2 kΩ$				
Circuit Current 3	Іссз	No Signals, 39 pin current		6.3	7.3	8.5	mA
IF Conversion Gain	CG (GV) IF	Vagc = 0.5 V		66.0	70.3	75.0	dB
		Vagc = 1.5 V		45.0	51.2	58.0	dB
		Vagc = 2.5 V		19.5	26.4	33.5	dB
In Band Gain Fluctuation	⊿CG1	3.092 to 5.092 MHz		_	0.7	1.0	dB
Out Of Band Attenuation	⊿CG2	Gain difference at 4.092 MHz and 9.092 MHz, Vagc = 0.5 V		20.0	25.0	-	dB
Conversion Gain Range	CGRange	Vagc = 0 to 2.5 V		32.5	43.9	-	dB
IF · SSB Noise Figure	NFıF	V _{AGC} = 0.5 V (at maximum gain)		ı	13.7	17.5	dB
Maximum 2ndIF Output	Vo (SAT) IF	Pin = -50 dBm, VAGC = 0.5 V		1.0	1.3	-	VPP
Input 1dB Compression Level	P _{IF-1}	f _{1stlFin} = 61.38 MHz	f1stlFin = 61.38 MHz		-64.4	ı	dBm
			Vagc = 1.5 V	-53.5	-44.9	-	dBm
		Vagc = 2.5 V		-37.0	-30.6	-	dBm
Input 3rd Order Intercept Point	IIРзг	f1stlFin1 = 61.28 MHz	Vagc = 0.5 V	-56.0	-51.3	-	dBm
		f _{1stlFin2} = 61.38 MHz	Vagc = 1.5 V	-38.0	-30.7	-	dBm
		$f_{2ndLO} = 65.472 \text{ MHz}$ $V_{AGC} = 2.5 \text{ V}$		-27.0	-21.4	-	dBm
Input Inpedance	ZinIF	Calculated from S-parameter where input DC cut capacitance = 1 nF and output		ı	69.3 – j4.8	-	Ω
Output Inpedance	ZoutIF	DC cut capacitance = 100 nF		-	163 + j3.8	-	Ω



ELECTRICAL CHARACTERISTICS (TA = +25°C, Vcc = 3.0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
<pll synthesizer=""></pll>						
Circuit Current 4	Icc4	PLL, VCO current, MS1 = L, MS2 = L	8.0	9.5	10.6	mA
Charge Pump Output Current	Icpsink	V _{13 pin} = V _{CC} /2	-0.55	-0.45	-0.35	mA
	Icpsource		0.35	0.45	0.55	mA
Loop Filer Output (High Level)	Vон		Vcc-0.3	_	-	V
Loop Filer Output (Low Level)	Vol		_	-	0.2	V
Reference Input Level	VREFin		_	0.2	1.6	V _{PP}
VCO Modulation Sensitivity	KV	Center frequency	_	100	-	MHz
VCO Control Voltage	VT	When PLL is Locked	0.5	1.3	2.0	V
C/N	C/N	⊿10 kHz	70.0	81.0	-	dBc/Hz
						
Circuit Current 5	Icc5		3.1	4.1	5.4	mA
Resolution	ResAD		_	4	-	bits
Sampling Clock	fs		_	-	20	MHz
Input Band Width	ADBW		5.1	-	-	MHz
Integral Non-linear Error	INL	DC characteristics	_	0.2	1.0	LSB
Signal-to-noise Ratio	SNR	IF = 5.17 MHz, fs = 20.48 MHz	22.0	25.3	-	dB
Signal-to-noise + Distortion Ratio	SINAD	IF = 5.17 MHz, fs = 20.48 MHz	20.0	25.1	-	dB
Number	ENOB	ENOB = (SINAD-1.763)/6.02	3.0	3.9	_	bits
Total Harmonic Distortion Ratio	THD	IF = 5.17 MHz, fs = 20.48 MHz Second-degree to fifth-degree distortion components	_	-40	-30	dBc


Remarks 1. Timing characteristics of ADC during normal operation

A buffer amplifier is internally inserted before the ADC core of the μ PB1009K. The bias of this buffer amplifier is controlled by the signal input from the DC trim pin, and is used to eliminate the DC offset of the ADC. Because the ladder resistor of the ADC is directly connected between VDDana and GNDana, changes in VDDana affect the resolution of the ADC.



As illustrated in the operation timing chart below, the data of SampleN is pipeline delayed by 1.5 clocks during normal operation, and is output at the rising edge of the sample clock with output delay time Tod. When the operation is changed from normal operation to power-down operation, the status of the output data immediately before the power-down operation is retained (drive status).

(a) Normal Operation



O: Analog signal sampling timing

The following table shows each timing parameter for reference purposes.


Symbol	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Tod	Output Delay	C _L = 10 pF, f _{clk} = 19.2 MHz	-	-	12	ns
T _{pld}	Pipeline Delay		_	1.5	-	clock
Tds	Sampling Delay (Aperture Delay)		ı	2	ı	ns
Toh	Output Hold Time		2	-	-	ns



Remarks 2. Power-down timing characteristics of ADC

The output code of the ADC of the μ PB1009K is undefined for 7.5 clocks after the power-down signal is cleared when the ADC returns from the power-down status to normal operation.

(b) Power-down Operation



○: Analog signal sampling timing


Note The output data is undefined from the start of the power-down operation to the 7.5th clock from the falling edge of the clock at which the power-down operation is cleared.



TYPICAL CHARACTERISTICS (TA = +25°C, Vcc = 3.0 V, unless otherwise specified)

— IC TOTAL CHARACTERISTICS —


TOTAL CIRCUIT CURRENT vs. SUPPLY VOLTAGE





Remark The graphs indicate nominal characteristics.




- PRE-AMPLIFIER BLOCK CHARACTERISTICS -











Remark The graphs indicate nominal characteristics.




- RF MIX BLOCK CHARACTERISTICS -




RF CONVERSION GAIN vs. FREQUENCY CHARACTERISTICS



Remark The graphs indicate nominal characteristics.




RF NOISE FIGURE vs. FREQUENCY CHARACTERISTICS







— IF BLOCK CHARACTERISTICS —









IF CONVERSION VOLTAGE GAIN vs. AGC VOLTAGE



Remark The graphs indicate nominal characteristics.




IF CONVERSION VOLTAGE GAIN vs. 2ndIF FREQUENCY







- VCO MODULATION SENSITIVITY CHARACTERISTICS -






— C/N CHARACTERISTICS —










Remark The graphs indicate nominal characteristics.



— SINAD CHARACTERISTICS OF A/D CONVERTOR (IFin = 5.17 MHz, SCLKin = 20.48 MHz) —








Remark The graphs indicate nominal characteristics.



MEASUREMENT CIRCUIT






DESCRIPTION OF PINS OF TEST CIRCUIT

Pin No.	Pin Function	Pin Name	Pin No.	Pin Function	Pin Name
1	Preamplifier Input	PreAmpin	14)	DC Offset Input	DCOFFin
2	Preamplifier Output	PreAmpout	15	Digital Signal Output Pin	D0
3	RF Mixer Input	1stMIXin	16		D1
4	MS1	MS1	17		D2
5	Prescaler Input	Presin	18		D3
6	VCO Power Control Pin	VCOc	(19)	Sampling Signal Input	SCKin
7	VT Measurement Pin (Charge Pump Output)	CPout	20	AGC Input	AGCin
8	MS2	MS2	21)	AGC Control Voltage Output	AGCout
9	Reference Clock Input	REFin	22	PD1 Output (Default onboard : GND)	PD1
10	Clock Output	CLKout	23	PD1 Output (Default on board : Vcc)	PD2
11)	2ndIF Output	2ndlFout	24	1stIF Input	1stIFin
12	2ndIF Input	2ndIFin	25	1stIF Output	1stlFout
13	DC Offset Output	DCOFFout			



APPLICATION CIRCUIT




PD1	PD2	Power-down mode
0	0	Sleep mode (full off)
1	0	Warm-up mode (PLL on)
1	1	Calibration mode (PLL on)
0	1	Active mode (full on)

MS1	MS2	TCXO	N
0	0	16.368/16.384 MHz	100
0	1	19.2 MHz	256/3
1	0	14.4 MHz	1024/9
1	1	26.0 MHz	4096/65



PACKAGE DIMENSIONS

44-PIN PLASTIC QFN (UNIT: mm)



Caution The island pins located on the corners are needed to fabricate products in our plant, but do not serve any other function. Consequently the island pins should not be soldered and should remain non-connection pins.



NOTES ON CORRECT USE

- (1) Observe precautions for handling because of electro-static sensitive devices.
- (2) Form a ground pattern as widely as possible to minimize ground impedance (to prevent abnormal oscillation).
- (3) Keep the wiring length of the ground pins as short as possible.
- (4) Connect a bypass capacitor to the Vcc pin.
- (5) High-frequency signal I/O pins must be coupled with the external circuit using a coupling capacitor.

RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your nearby sales office.

Soldering Method	Soldering Conditions	Condition Symbol	
Infrared Reflow	Peak temperature (package surface temperature) Time at peak temperature Time at temperature of 220°C or higher Preheating time at 120 to 180°C Maximum number of reflow processes Maximum chlorine content of rosin flux (% mass)	: 260°C or below : 10 seconds or less : 60 seconds or less : 120±30 seconds : 3 times : 0.2%(Wt.) or below	IR260
VPS	Peak temperature (package surface temperature) Time at temperature of 200°C or higher Preheating time at 120 to 150°C Maximum number of reflow processes Maximum chlorine content of rosin flux (% mass)	: 215°C or below : 25 to 40 seconds : 30 to 60 seconds : 3 times : 0.2%(Wt.) or below	VP215
Wave Soldering	Peak temperature (molten solder temperature) Time at peak temperature Preheating temperature (package surface temperature) Maximum number of flow processes Maximum chlorine content of rosin flux (% mass)	: 260°C or below : 10 seconds or less : 120°C or below : 1 time : 0.2%(Wt.) or below	WS260
Partial Heating	Peak temperature (pin temperature) Soldering time (per side of device) Maximum chlorine content of rosin flux (% mass)	: 350°C or below : 3 seconds or less : 0.2%(Wt.) or below	HS350

Caution Do not use different soldering methods together (except for partial heating).

Life Support Applications

These NEC products are not intended for use in life support devices, appliances, or systems where the malfunction of these products can reasonably be expected to result in personal injury. The customers of CEL using or selling these products for use in such applications do so at their own risk and agree to fully indemnify CEL for all damages resulting from such improper use or sale.

California Eastern Laboratories, Your source for NEC RF, Microwave, Optoelectronic, and Fiber Optic Semiconductor Devices.

4590 Patrick Henry Drive • Santa Clara, CA 95054-1817 • (408) 988-3500 • FAX (408) 988-0279 • www.cel.com

DATA SUBJECT TO CHANGE WITHOUT NOTICE

12/04/2003

