



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-92	TO-243AA*	Die**
600V	20Ω	0.25A	VN2460N3	VN2460N8	VN2460NW

* Same as SOT-89 Product Supplied on 2000 piece carrier tape reels.

** Die in wafer form.

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain

Product marking for TO-243AA:

VN4F*


Where * = 2-week alpha date code

Advanced DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Note: See Package Outline section for dimensions.

11/12/01

Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the Supertex website: <http://www.supertex.com>. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ $T_C = 25^\circ\text{C}$	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}^*	I_{DRM}
TO-243AA	0.2A	0.6A	1.6W†	15	78 †	0.2A	0.6A
TO-92	0.16A	0.5A	1W	125	170	0.16A	0.5A

* I_D (continuous) is limited by max rated T_j .

† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)



Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	600			V	$V_{GS} = 0V, I_D = 2.0\text{mA}$
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.5			V	$V_{GS} = V_{DS}, I_D = 2.0\text{mA}$
$\Delta V_{GS(\text{th})}$	Change in $V_{GS(\text{th})}$ with Temperature			-5.5	mV/°C	$V_{GS} = V_{DS}, I_D = 2.0\text{mA}$
I_{GSS}	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0V$
I_{DSS}	Zero Gate Voltage Drain Current			10	μA	$V_{GS} = 0V, V_{DS} = \text{Max Rating}$
				1	mA	$V_{GS} = 0V, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(\text{ON})}$	ON-State Drain Current	0.25			A	$V_{GS} = 10V, V_{DS} = 25V$
$R_{DS(\text{ON})}$	Static Drain-to-Source ON-State Resistance			25	Ω	$V_{GS} = 4.5V, I_D = 100\text{mA}$
				20		$V_{GS} = 10V, I_D = 100\text{mA}$
$\Delta R_{DS(\text{ON})}$	Change in $R_{DS(\text{ON})}$ with Temperature			1.7	%/°C	$V_{GS} = 10V, I_D = 100\text{mA}$
G_{FS}	Forward Transconductance	50			$\text{m}\Omega$	$V_{DS} = 25V, I_D = 100\text{mA}$
C_{ISS}	Input Capacitance			150	pF	$V_{GS} = 0V, V_{DS} = 25V$ $f = 1.0 \text{ MHz}$
C_{OSS}	Common Source Output Capacitance			50		
C_{RSS}	Reverse Transfer Capacitance			25		
$t_{d(\text{ON})}$	Turn-ON Delay Time			10	ns	$V_{DD} = 25V,$ $I_D = 250\text{mA},$ $R_{\text{GEN}} = 25\Omega$
t_r	Rise Time			10		
$t_{d(\text{OFF})}$	Turn-OFF Delay Time			25		
t_f	Fall Time			20		
V_{SD}	Diode Forward Voltage Drop			1.5	V	$V_{GS} = 0V, I_{SD} = 400\text{mA}$

Notes:


1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)

2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves



Typical Performance Curves

