## DATA SHEET

## CBT6810

10-bit bus switch with precharged outputs and Schottky undershoot protection for live insertion

## 10-bit bus switch with precharged outputs and Schottky undershoot protection for live insertion

## FEATURES

- $5 \Omega$ switch connection between port A and port B
- TTL compatible input and output levels
- Undershoot protection included to prevent shoot through level changes
- Bias voltage pre-charges the outputs to minimize signal distortion during live insertion


## DESCRIPTION

The CBT6810 provides ten bits of high-speed TTL-compatible bus switching. The low on-state resistance of the switch allows bi-directional connections to be made while adding near-zero propagation delay. The device also precharges the B port to a user-selectable bias voltage (BIASV) to minimize live-insertion noise.

The CBT6810 is organized as one 10-bit switch with a single enable (OE) input. When OE is low, the switch is on and port A is connected to port B . When OE is high, the switch between port A and port $B$ is open and the $B$ port is precharged to BIASV through the equivalent of a $10-k \Omega$ resistor.

The CBT6810 is characterized for operation from $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS <br> $T_{a m b}=25^{\circ} \mathrm{C} ; \mathrm{GND}=\mathbf{0 V}$ | TYPICAL | UNIT |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{t}_{\mathrm{PLH}}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation delay <br> An to Bn or Bn to An | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ | 250 | ps |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 3.5 | pF |
| $\mathrm{C}_{\mathrm{IO}}$ | Input/output capacitance | Outputs disabled; $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 9.0 | pF |

## ORDERING INFORMATION

| PACKAGES | TEMPERATURE RANGE | OUTSIDE NORTH AMERICA | NORTH AMERICA | DWG NUMBER |
| :---: | :---: | :---: | :---: | :---: |
| 24-Pin Plastic TSSOP Type I | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | CBT6810 PW | CBT6810PW DH | SOT355-1 |

## PIN CONFIGURATION

|  |  |  |  |
| :--- | :--- | :--- | :--- |


| PIN NUMBER | SYMBOL | NAME AND FUNCTION |
| :---: | :---: | :--- |
| 1 | OE | Output enable |
| 13 | BIASV | Bias supply pin |
| $2,3,4,5,6$, <br> $7,8,9,10,11$ | A1-A10 | A - port side |
| $23,22,21,20,19$, <br> $18,17,16,15,14$ | B1-B10 | B - port side with active pullup |
| 12 | GND | Ground (V) |
| 24 | V CC | Positive supply voltage |

## PIN DESCRIPTION

LOGIC SYMBOL


FUNCTION TABLE

| OE | STATE |
| :---: | :---: |
| L | A port $=$ B port |
| $H$ | A port $=$ Z |
| H | B port $=$ BIASV |

H = High voltage level
$\mathrm{L}=$ Low voltage level
Z = High impedance "off" state

## ABSOLUTE MAXIMUM RATINGS, ${ }^{2}$

| SYMBOL | PARAMETER | CONDITIONS | RATING | UNIT |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC clamp diode current |  | -50 | mA |
| $\mathrm{~V}_{\mathrm{I}}$ | DC input voltage $^{3}$ |  | -0.5 to +7.0 | V |
| $\mathrm{I}_{\text {SW }}$ | DC continuous channel current | $\pm 128$ | mA |  |
| $\mathrm{~T}_{\mathrm{stg}}$ | Storage temperature range |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |
| BIASV | DC Bias voltage range | -0.5 to 7.0 | V |  |
| $\varnothing \mathrm{JA}$ | Power dissipation per package <br> Plastic thin shrink small outline package |  | 134 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed $150^{\circ} \mathrm{C}$.
3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

10-bit bus switch with precharged outputs and Schottky undershoot protection for live insertion

## RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | LIMITS |  | UNIT |
| :---: | :--- | :---: | :---: | :---: |
|  |  | Min | Max |  |
| $\mathrm{V}_{\mathrm{CC}}$ | DC supply voltage | 4.0 | 5.5 | V |
| BIASV | DC supply voltage | 1.3 | $\mathrm{~V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High-level input voltage (control pin) | 2.0 |  | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level Input voltage (control pin) |  | 0.8 | V |
| $\mathrm{~T}_{\mathrm{amb}}$ | Operating free-air temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

## DC ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | Min | Typ ${ }^{1}$ | Max |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input clamp voltage | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  |  | -1.2 | V |
| I | Input leakage current (control pin) | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=\mathrm{GND}$ or 5.5 V |  |  | $\pm 5$ | $\mu \mathrm{A}$ |
| 10 | Output bias current (B pins) | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$; BiasV $=2.4 \mathrm{~V} ; \mathrm{V}_{\mathrm{O}}=0, \overline{O E}=\mathrm{V}_{\mathrm{CC}}$ |  |  | -0.25 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent supply current | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V} ; \mathrm{l}_{\mathrm{O}}=0, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2.5 | mA |
| $\Delta_{\text {l }}$ | Control pins ${ }^{2}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, one input at 3.4 V , other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 2.5 | mA |
| $\mathrm{C}_{1}$ | Control pins | $\mathrm{V}_{1}=3 \mathrm{~V}$ or 0 |  | 3.5 |  | pF |
| $\mathrm{C}_{\text {O(OFF) }}$ | Terminal capacitance | $\mathrm{V}_{\mathrm{O}}=3 \mathrm{~V}$ or 0; switch off |  | 9.0 |  | pF |
| $\mathrm{ron}^{3}$ | On-resistance | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{I}}=64 \mathrm{~mA}$ |  | 5 | 7 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=0 \mathrm{~V} ; \mathrm{I}_{\mathrm{I}}=30 \mathrm{~mA}$ |  | 5 | 7 |  |
|  |  | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V} ; \mathrm{I}_{\mathrm{I}}=-15 \mathrm{~mA}$ |  | 10 | 15 |  |
| $\mathrm{V}_{\mathrm{P}}$ | Pass voltage | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}=5.0 \mathrm{~V} ; \mathrm{I}_{\text {out }}=-100 \mu \mathrm{~A}$ | 3.4 | 3.6 | 3.9 | V |
| lusp ${ }^{4}$ | Undershoot static current protection | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \text { BiasV }=\mathrm{V}_{\mathrm{CC}} \\ & \mathrm{I}_{\mathrm{B}}=-5 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{B}} \geq 3 \mathrm{~V} \end{aligned}$ |  | -10 |  | mA |

## NOTES:

1. All typical values are at $\mathrm{VCC}=5 \mathrm{~V}, \mathrm{TA}=25 \mathrm{C}$
2. This is the increase in supply current for each input that is at the specified TTL voltage level rather than $\mathrm{V}_{\mathrm{CC}}$ or GND
3. Measured by the voltage drop between the $A$ and the $B$ terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two ( A or B ) terminals.
4. Force lusp, measure $\mathrm{V}_{\mathrm{B}} \geq 3 \mathrm{~V}$

## AC CHARACTERISTICS FOR $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$ RANGE

GND $=0 \mathrm{~V} ; \mathrm{t}_{\mathrm{r}}=\mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.

| SYMBOL | PARAMETER | WAVEFORM | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\text {amb }}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |  |
|  |  |  | MIN | TYP ${ }^{1}$ | MAX |  |
| $t_{\text {pd }}$ | Propagation delay An to Bn ; Bn to $\mathrm{An}^{2}$ | 1 |  |  | 0.25 | ns |
| tpzH | 3-State output enable time OE to An; OE to Bn; BIASV = GND | 2 | 1.8 | 3.5 | 5.3 | ns |
| tpzl | 3-State output enable time OE to An; OE to Bn; BIASV =3.0V | 2 | 2.1 | 4.2 | 7.2 | ns |
| $t_{\text {PHZ }}$ | 3-State output enable time OE to $\mathrm{An} ; \overline{\mathrm{OE}}$ to $\mathrm{Bn} ; \mathrm{BIASV}=\mathrm{GND}$ | 2 | 1.7 | 3.7 | 6.1 | ns |
| tpLZ | 3-State output enable time OE to An; OE to Bn; BIASV =3.0V | 2 | 1.0 | 5.5 | 7.3 | ns |

## NOTE:

1. All typical values are measured at $\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$
2. Warranted but not production tested. The propagation delay is based on the RC time constant of the typical ON-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance)

## AC WAVEFORMS



Waveform 1. Waveforms Showing the Input (An) to Output (Yn) Propagation Delays


Waveform 2. Waveforms Showing the 3-State Output Enable and Disable Times

## TEST CIRCUIT AND WAVEFORMS



| TEST | S1 |
| :---: | :---: |
| $\mathrm{t}_{\text {pd }}$ | open |
| tpLZ $^{\text {tpZL }}$ | 7 V |
| $\mathrm{t}_{\text {PHZ }} \mathrm{t}_{\text {PZH }}$ | open |

dEFIITIONS
$C_{L}=\quad$ Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

## NOTES:

1. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
2. The outputs are measured one at a time with one transition per measurement.


DIMENSIONS ( mm are the original dimensions)

| UNIT | $\mathbf{A}$ <br> max. | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{2}}$ | $\mathbf{A}_{\mathbf{3}}$ | $\mathbf{b}_{\mathbf{p}}$ | $\mathbf{c}$ | $\mathbf{D}^{(1)}$ | $\mathbf{E}^{(2)}$ | $\mathbf{e}$ | $\mathbf{H}_{\mathbf{E}}$ | $\mathbf{L}$ | $\mathbf{L}_{\mathbf{p}}$ | $\mathbf{Q}$ | $\mathbf{v}$ | $\mathbf{w}$ | $\mathbf{y}$ | $\mathbf{Z}^{(1)}$ | $\boldsymbol{\theta}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.10 | 0.15 | 0.95 | 0.25 | 0.30 | 0.2 | 7.9 | 4.5 | 0.65 | 6.6 | 1.0 | 0.75 | 0.4 | 0.2 | 0.13 | 0.1 | 0.5 | $8^{\circ}$ |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT355-1 |  | MO-153AD |  |  | $\begin{aligned} & 93-06-16 \\ & 95-02-04 \end{aligned}$ |

10-bit bus switch with precharged outputs and Schottky undershoot protection for live insertion

## NOTES

## DEFINITIONS

| Data Sheet Identification | Product Status | Definition |
| :---: | :---: | :--- |
| Objective Specification | Formative or in Design | This data sheet contains the design target or goal specifications for product development. Specifications <br> may change in any manner without notice. |
| Preliminary Specification | Preproduction Product | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips <br> Semiconductors reserves the right to make changes at any time without notice in order to improve design <br> and supply the best possible product. |
| Product Specification | Full Production | This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes <br> at any time without notice, in order to improve design and supply the best possible product. |

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

LIFE SUPPORT APPLICATIONS
Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409

Sunnyvale, California 94088-3409
Telephone 800-234-7381

Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act. © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

