

Pullable Quartz Crystals

Features

- Provides jitter attenuation function for the following T1/E1 Line Interface Units


CS61304A, CS61305A, CS61535A,
CS61574A, CS61577

General Description

The CXT6176 and CXT8192 pullable quartz crystals ensure proper jitter attenuation and frequency tolerance for Cirrus Logic's line interface devices. The CXT6176 is designed for use in 1.544 MHz T1 applications and the CXT8192 is designed for use in 2.048 MHz E1 applications. The CXT8192A is a specialized tight tolerance crystal designed to meet the CTR12 jitter attenuation requirements for E1 applications when used with the CS61304A, and CS61305A line interface devices.

ORDERING INFORMATION

CXT6176: HC-49 Package, -40 to +85 °C
 CXT6176U:HC-49U/N Package, -40 to +85 °C
 CXT8192: HC-49 Package, -40 to +85 °C
 CXT8192U:HC-49U/N Package, -40 to +85 °C
 CXT8192A:HC-49 Package, -40 to +85 °C



Cirrus Logic Line Interface Device

CXT6176 Performance Specifications

Parameter			Min	Typ	Max	Units
Total Frequency Range		(Note 1)	-	370	390	ppm
Operating Frequency	$C_{load} = 11.6 \text{ pF}$	(Note 2)	6.176803	-	-	MHz
	$C_{load} = 19.0 \text{ pF}$	(Note 3)	6.175846	6.176000	6.176154	MHz
	$C_{load} = 37.0 \text{ pF}$	(Note 2)	-	-	6.175197	MHz

CXT8192 Performance Specifications

Parameter			Min	Typ	Max	Units
Total Frequency Range		(Note 1)	-	210	245	ppm
Operating Frequency	$C_{load} = 11.6 \text{ pF}$	(Note 2)	8.192410	-	-	MHz
	$C_{load} = 19.0 \text{ pF}$	(Note 3)	8.191795	8.192000	8.192205	MHz
	$C_{load} = 37.0 \text{ pF}$	(Note 2)	-	-	8.191590	MHz


CXT8192A Performance Specifications (Notes 4, 5)

Parameter			Min	Typ	Max	Units
Total Frequency Range		(Note 1)	-	160	190	ppm
Operating Frequency	$C_{load} = 11.6 \text{ pF}$	(Note 2)	8.192410	-	-	MHz
	$C_{load} = 19.0 \text{ pF}$	(Note 3)	8.191795	8.192000	8.192205	MHz
	$C_{load} = 37.0 \text{ pF}$	(Note 2)	-	-	8.191590	MHz


- Notes:
1. With C_{load} varying from 11.6 to 37.0 pF at a given temperature.
 2. Measured at -40 to 85 °C.
 3. Measured with Saunders 150D meter at 25 °C.
 4. The CXT8192A crystal is designed to meet CTR12 jitter attenuation requirements for E1 applications when used with the CS61575, CS61304A, and CS61305A line interface devices.
 5. Due to tighter total frequency range tolerances, the CXT8192A must be placed within 0.5 inches of device crystal pins and cut-outs should be made in power and ground planes beneath the crystal traces to minimize parasitic capacitance.

General Specifications & Package Dimensions

Mode	Fundamental
Drive Level	2 mW (max)
Aging	5 ppm/yr. (max)
Shock	10 G's, 6 ms, 6 planes
Vibration	5 G's, 10 Hz to 500 Hz
Seal Leaks	10^{-8} cc/sec in Helium
Solderability	per Mil. std. 202, method 208 (no preconditioning, RMA flux)
Thermal Shock	5 cycles, -55 to 125 °C, 1/2 cycle/hr. in air
Series Resistance (CXT6176,CXT8192)	40 Ω (max) at 50 μ W power
Series Resistance for CXT8192A	60 Ω (max) at 50 μ W power



All measurements are in inches
Package identifier: HC-49



All measurements are in inches
 Package identifier: HC-49U/N

Contacting Cirrus Logic Support

For all product questions and inquiries contact a Cirrus Logic Sales Representative.
 To find one nearest you go to www.cirrus.com


IMPORTANT NOTICE

"Preliminary" product information describes products that are in production, but for which full characterization data is not yet available. "Advance" product information describes products that are in development and subject to development changes. Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other parts of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan. An export license and/or quota needs to be obtained from the competent authorities of the Chinese Government if any of the products or technologies described in this material is subject to the PRC Foreign Trade Law and is to be exported or taken out of the PRC.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.



CIRRUS LOGIC[®]