


TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC9296AF

DIGITAL SERVO SINGLE CHIP PROCESSOR BUILT IN 1 BIT DA CONVERTER

The TC9296AF is a single chip processor which incorporates the following function : synchronous separation protection and interpolation, EFM demodulation, Error correction, microcontroller interface, digital equalizer for use in servo LSI and servo control circuit.

In addition, the TC9296AF incorporates a 1 bit DA converter. In combination with the head amplifier TA2066F for digital servo, the TC9296AF allows simplified, adjustment-free structuring of CD player system.



Weight : 1.6g (Typ.)

FEATURES


- Sync pattern detection, sync signal protection and synchronization can be made correctly.
- Built in EFM demodulation circuit, subcode demodulation circuit.
- Capable of correcting dual C1 correction and triple C2 correction using the CIRC correction theoretical format.
- Jitter absorbing capacity of ± 6 frames.
- Built in 16K RAM.
- Built in digital out circuit.
- Built in variable pitch control circuit.
- Built in digital peak meter circuit.
- Built in L/R independent digital attenuator.
- Audio output responds to bilingual function.
- Reed timing free subcode Q data and capable of synchronous output with audio data.
- Built in data slicer and analog PLL (free-adjustment VCO).
- Capable of automatic adjustment function of focus servo and tracking servo, offset, loop gain and balance.

961001EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

- Built in digital equalizer for phase compensation.
- Built in RAM for digital equalizer coefficient and capable of variable pickup.
- Built in focus, tracking servo control circuit.
- Search control corresponds to every mode and can realize high speed and stable search.
- Built in AFC circuit and APC circuit for CLV servo of disc motor.
- Built in defect and shock-free circuit.
- Built in 8 times oversampling digital filter and 1 bit DA converter.
- Soft mute function.
- Capable of double speed operation.
- Built in microcontroller interface circuit.
- CMOS silicon structure and high speed, low power consumption.
- 100 pin flat package.

BLOCK DIAGRAM (TOP VIEW)



PIN FUNCTION

PIN No.	SYMBOL	I/O	FUNCTIONAL DESCRIPTION	REMARKS
1	MCK	O	Internal master clock output terminal.	
2	TEST0	I	Test terminal. Normally set either to "H" or open.	With pull-up resistor
3	<u>CCE</u>	I	Chip enable for microcontroller interface. The bus line becomes active at "L".	Schmitt input
4	BUCK	I	Data sending / receiving clock input terminal.	
5	BUS0	I/O	Data input/output terminal for microcontroller interface.	Schmitt input Open drain output With pull-up resistor
6	BUS1			
7	BUS2			
8	BUS3			
9	DOUT	O	Digital output terminal.	
10	ROUT	O	CD-ROM data output terminal.	
11	DACK	O	CD-ROM data reading clock output terminal. This can be select 2.8 / 5.6MHz by command.	
12	IPF	O	Correction flag output terminal. It turns to "H" when AOUT output is unable to correct C ₂ correction.	
13	SBOK	O	Output terminal of CRCC judgment result of subcode Q data. It turns "H" when CRCC judgment is OK.	
14	CLK	I	Input terminal for subcode P-W data reading clock.	
15	V _{DD}	—	Digital supply voltage terminal. (+ 5V)	
16	V _{SS}	—	Digital ground terminal.	
17	DATA	O	Output terminal subcode P-W data.	
18	SFSY	O	Regenerated frame sync signal output.	
19	SBSY	O	Subcode block sync signal output.	
20	SPCK	O	Processor status signal reading clock output terminal. (176.4kHz)	
21	SPDA	O	Processor status signal output terminal.	
22	COFS	O	Correction frame clock output terminal. (7.35kHz)	
23	<u>LOCK</u>	O	Lock status output terminal. It turns to "H" when sync pattern of 17ms during EFM signal are not detected consecutively.	
24	MONIT	O	LSI internal signal monitor terminal.	
25	DMCNT	I	DMOP, DMON terminal mode setting terminal. This outputs AFC and APC errors at "L".	With pull-up resistor
26	TESIN	I	Test input terminal.	
27	<u>DACT</u>	I	Test input terminal. Normally set either to "H" or open.	With pull-up resistor

PIN No.	SYMBOL	I/O	FUNCTIONAL DESCRIPTION	REMARKS												
28	PV _{REF}	—	PLL reference supply voltage terminal. (V _{REF})													
29	PDO	O	Phase difference signal output terminal of EFM signal and PLCK signal.	3-state output (2V _{REF} , V _{REF} , AV _{SS})												
30	TMAX	O	TMAX detection output terminal. <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th colspan="2">DETECTION RESULT</th> <th>TMAX OUTPUT</th> </tr> <tr> <td>Longer than</td> <td></td> <td>"AV_{SS}"</td> </tr> <tr> <td>Shorter than fixed freq.</td> <td></td> <td>"2V_{REF}"</td> </tr> <tr> <td>Within the fixed freq.</td> <td></td> <td>"V_{REF}"</td> </tr> </table>	DETECTION RESULT		TMAX OUTPUT	Longer than		"AV _{SS} "	Shorter than fixed freq.		"2V _{REF} "	Within the fixed freq.		"V _{REF} "	3-state output (2V _{REF} , V _{REF} , AV _{SS})
DETECTION RESULT		TMAX OUTPUT														
Longer than		"AV _{SS} "														
Shorter than fixed freq.		"2V _{REF} "														
Within the fixed freq.		"V _{REF} "														
31	LPFN	I	Inversion input terminal of LPF amplifier.	Analog input												
32	LPFO	O	Inversion output terminal of LPF amplifier.	Analog output												
33	P2V _{REF}	—	PLL reference supply voltage terminal. (2V _{REF})													
34	VCOF	O	VCO filter terminal.													
35	AV _{SS}	—	Analog ground terminal.													
36	SLCO	O	Data slice level output terminal.	Analog output												
37	RFI	I	RF signal input terminal.	Analog input												
38	AV _{DD}	—	Analog supply voltage terminal. (+5V)													
39	AV _{SS}	—	Analog ground terminal.													
40	RFIS	I	RFRP detection input terminal.	Analog input												
41	V _{REF}	—	Analog reference supply voltage terminal.													
42	RFRO	O	RFRP detection output terminal.	Analog output												
43	RFRP	I	RF ripple signal input terminal.	Analog input												
44	FEI	I	Focus error signal input terminal.	Analog input												
45	SBAD	I	Sub beam adder signal input terminal.	Analog input												
46	TWD	I	Window comparator input terminal.	Analog input												
47	TSIN	I	Test input terminal. Normally set either to "H" or open.	With pull-up resistor												
48	TEI	I	Tracking error signal input terminal.	Analog input												
49	TEZI	I	Tracking error zero input terminal.	Analog input												
50	2V _{REF}	—	Analog reference supply voltage terminal.													
51	FOO	O	Focus servo equalizer output terminal.	Analog output												
52	TRO	O	Tracking servo equalizer output terminal.	Analog output												
53	LDC	O	ALPC circuit ON/OFF signal output terminal. It output "H" when laser ON.													
54	FEBC	O	Focus balance control signal output terminal. It outputs PWM signal of 3-state. (PWM carrier : 88.2kHz)	3-state output (2V _{REF} , V _{REF} , AV _{SS})												

PIN No.	SYMBOL	I/O	FUNCTIONAL DESCRIPTION	REMARKS
55	TEBC	O	Tracking balance control signal output terminal. It outputs PWM signal of 3-state. (PWM carrier : 88.2kHz)	3-state output (2V _{REF} , V _{REF} , AV _{SS})
56	DMO	O	Disc motor equalizer output terminal. It outputs PWM signal of 3-state. (PWM carrier : 88.2kHz)	3-state output (2V _{REF} , V _{REF} , AV _{SS})
57	FMO	O	Feed motor equalizer output terminal. It outputs PWM signal of 3-state. (PWM carrier : 88.2kHz)	3-state output (2V _{REF} , V _{REF} , AV _{SS})
58	DMOP	O	Disc motor equalizer output terminal. It outputs PWM signal when + polarity. (PWM carrier : 88.2kHz)	2-state output (V _{DD} , V _{SS})
59	DMON	O	Disc motor equalizer output terminal. It outputs PWM signal when - polarity. (PWM carrier : 88.2kHz)	2-state output (V _{DD} , V _{SS})
60	FMOP	O	Feed motor equalizer output terminal. It outputs PWM signal when + polarity. (PWM carrier : 88.2kHz)	2-state output (V _{DD} , V _{SS})
61	FMON	O	Feed motor equalizer output terminal. It outputs PWM signal when - polarity. (PWM carrier : 88.2kHz)	2-state output (V _{DD} , V _{SS})
62	FLGA	O	External flag terminal for internal signal.	
63	FLGB			
64	FLGC			
65	V _{SS}	—	Digital ground terminal.	
66	V _{DD}	—	Digital power supply voltage terminal. (+ 5V)	
67	FLGD	O	External flag terminal for internal signal.	
68	EXTS	I	External shock signal input terminal. It makes tracking equalizer gain up mode when at "L".	With pull-up resistor
69	IO0	I/O	General I/O port.	
70	IO1			
71	IO2			
72	IO3			
73	VPD	O	Phase comparator output terminal of variable pitch control.	3-state output (V _{DD} , HiZ, V _{SS})
74	CKSE	I	X'tal selection terminal. It is "L" at 16.9344MHz and "H" at 33.8688MHz.	
75	VXI	I	Clock input terminal for variable pitch VCO.	Analog input
76	VXO	O	VXI terminal input buffer output terminal.	

PIN No.	SYMBOL	I/O	FUNCTIONAL DESCRIPTION	REMARKS
77	XVDD	—	X'tal oscillation circuit power supply voltage terminal. (+ 5V)	
78	XI	I	X'tal oscillation circuit input terminal.	
79	XO	O	X'tal oscillation circuit output terminal.	
80	XVSS	—	X'tal oscillation circuit ground terminal.	
81	DVSS	—	Analog ground terminal for DA converter R channel.	
82	RO	O	R channel data output terminal.	
83	<u>RO</u>	O	R channel data inversion output terminal.	
84	DV _{DD}	—	DA converter supply voltage terminal. (+ 5V)	
85	<u>LO</u>	O	L channel data inversion output terminal.	
86	LO	O	L channel data output terminal.	
87	DV _{SS}	—	Analog ground terminal for DA converter L channel.	
88	TEST1	I	Test terminal. Normally set either "H" or open.	With pull-up resistor
89	TEST2	I	Test terminal. Normally set either "H" or open.	With pull-up resistor
90	V _{DD}	—	Digital supply voltage terminal. (+ 5V)	
91	V _{SS}	—	Digital ground terminal.	
92	TEST3	I	Test terminal. Normally set either "H" or open.	With pull-up resistor
93	BCK	O	Bit clock output terminal. (1.4122MHz)	
94	AOUT	O	Audio data output terminal.	
95	LRCK	O	Channel clock output terminal. It outputs "L" when L channel and "H" when R channel. The output polarity can be invertible by command.	
96	WDCK	O	Word clock output terminal. (88.2kHz)	
97	EMPH	O	Subcode Q data emphasis flag output terminal. It turns to "H" when emphasis ON and "L" when OFF. The output polarity can be invertible by command.	
98	<u>HSO</u>	O	Double speed mode output terminal. It outputs "H" when normal speed and "L" when double speed.	
99	TEST4	I	Test terminal. Normally set either "H" or open.	With pull-up resistor
100	<u>RST</u>	I	Reset signal input terminal. It turns to "L" when resetting.	

MAXIMUM RATINGS ($T_a = 25^\circ\text{C}$)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage	V_{DD}	-0.3~5.5	V
Input Voltage	V_{IN}	-0.3~ $V_{DD} + 0.3$	V
Power Dissipation	P_D	1250	mW
Operating Temperature	T_{opr}	-25~75	$^\circ\text{C}$
Storage Temperature	T_{stg}	-55~150	$^\circ\text{C}$


DC CHARACTERISTICS (Unless otherwise specified, $V_{DD} = 5\text{V}$, $2V_{REF} = 4.2\text{V}$, $V_{REF} = 2.1\text{V}$, $T_a = 25^\circ\text{C}$)

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Operating Supply Voltage	V_{DD}	—		4.75	5.0	5.25	V	
Operating Supply Current	I_{DD}	—	$XI = 16.9344\text{MHz}$, In normal mode	—	55	90	mA	
Input Voltage	"H" Level	V_{IH}		CMOS input terminals except analog input terminal	3.5	—	—	V
	"L" Level	V_{IL}			—	—	1.5	
Input Current	"H" Level	I_{IH}	$V_{IH} = 5\text{V}$ $V_{IL} = 0\text{V}$		—	—	1.0	μA
	"L" Level	I_{IL}			-1.0	—	—	
Try State Leak Current	"H" Level	I_{TLH}	$V_{IH} = 5\text{V}$ $V_{IL} = 0\text{V}$	④ Terminal	—	—	1.0	
	"L" Level	I_{TLL}			-1.0	—	—	
Output Current	"H" Level	I_{OH}	$V_{OH} = 4.6\text{V}$	① Terminal	—	—	-1.0	mA
	"L" Level	I_{OL}			2.0	—	—	
	"H" Level	I_{OH}	$V_{OH} = 4.6\text{V}$	② Terminal	—	—	-1.0	
	"L" Level	I_{OL}			2.0	—	—	
	"H" Level	I_{OH}	$V_{OH} = 3.8\text{V}$	③ Terminal	—	—	-1.0	
	"L" Level	I_{OL}			1.0	—	—	
V_{REF} Output ON Resistance	R_{ON}	—		—	—	500	Ω	
Pull-Up Resistance	$R_{UP(1)}$	—	⑤ Terminal	25.0	50.0	75.0	$k\Omega$	
	$R_{UP(2)}$	—		BUS3~BUS0	8.0	20.0	32.0	
Pull-Down Resistance	R_{DW}	—	CKSE	25.0	50.0	75.0	$k\Omega$	
Osc.Amp.Feedback Resistance	R_N	—	XI XO between	2.0	4.0	6.0	$M\Omega$	

	TERMINAL NAME	CONDITION
① Terminal	MCK, BUS0, BUS1, BUS2, BUS3, DOUT, ROUT, DACK, TMAX, FMOP, FMON, DMOP*, DMON*, FLGA, FLGB, FLGC, FLCD, VPD, BCK, AOUT, LRCK, WDCK	$V_{DD} = 5.0\text{V}$, $V_{force} = 4.6 / 0.4\text{V}$ (*) DMOP, DMON (DMCNT = "H")
② Terminal	IPF, SBOK, DATA, SFSY, SBSY, SPCK, SPDA, COFS, LOCK, MONIT, LDC, IO0, IO1, IO2, IO3, EMPH, HSO	
③ Terminal	FEBC, TEBC, FMO, DMO, DMOP*, DMON*	$2V_{REF} = 4.0\text{V}$, $V_{force} = 3.8 / 0.4\text{V}$ (*) DMOP, DMON (DMCNT = "L")
④ Terminal	TMAX, IO0, IO1, IO2, IO3, VPD	$V_{DD} = 5.0\text{V}$, $V_{force} = 4.6 / 0.4\text{V}$
⑤ Terminal	DMCNT, DACT, EXTS, RST, TEST0~TEST4	

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Total Harmonic Distortion + Noise	THD + N	1	1kHz sine wave Full-scale input	—	- 85	- 80	dB
S/N Ratio	S / N	1		90	98	—	dB
Dynamic Range	DR	1	1kHz sine wave - 60dB input conversion	90	95	—	dB
Cross-talk	CT	1	1kHz sine wave Full-scale input	—	- 95	- 85	dB

TEST CIRCUIT 1 : Application circuit example-2 is used.



LPF : SHIBASOKU 725C BUILT-IN FILTER

DISTORTION FACTOR GAUGE : SHIBASOKU 725C OR EQUIVALENT


MEASURING ITEM	DISTORTION FACTOR GAUGE FILTER SETTING A WEIGHT
THD + N, CT	OFF
S / N, DR	ON

A WEIGHT : IEC-A OR EQUIVALENT

AC CHARACTERISTICS

Clock system timing


CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Clock Width	"H" Level	t_{HW}	—	XI input	18	—	—	ns
	"L" Level	t_{LW}			18	—	—	
Input Rising Time		t_r			—	—	10	
Input Falling Time		t_f			—	—	10	
Transfer Time (1)	"H" Level	t_{pHL1}	—	XI → MCK	—	—	60	ns
	"L" Level	t_{pLH1}			—	—	60	
Transfer Time (2)	"H" Level	t_{pHL2}	—	MCK → BCK	—	—	60	
	"L" Level	t_{pLH2}			—	—	60	
Transfer Time (3)	"H" Level	t_{pHL3}	—	MCK → COFS	—	—	100	
	"L" Level	t_{pLH3}			—	—	100	
Output Rising Time (1)		t_{or1}	—	MCK, BCK	—	—	15	ns
Output Falling Time (1)		t_{of1}			—	—	15	
Output Rising Time (2)		t_{or2}	—	COFS	—	—	40	ns
Output Falling Time (2)		t_{of2}			—	—	40	




MICROCONTROLLER INTERFACE

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
BUCK Clock Width	"H" Level	t_{BHW}	— WRITE, SRC mode	1.0	—	—	μs
			— QDRC mode ($\times 1$)	6.0	—	—	
			— QDRC mode ($\times 2$)	3.0	—	—	
	"L" Level	t_{BLW}	—	1.0	—	—	
CCE "H" Clock Pulse Width	t_{CC}	—	CCE falling reference	1.0	—	—	
CCE, BUCK Delay Time	t_{CB}	—	CCE rising reference	0	—	—	
CCE Status Data Access Time	t_{CS}	—	CCE falling reference	—	—	0.1	
Write Data Setup Time	t_{WB}	—	BUCK rising reference	0	—	—	
Write Data Hold Time	t_{WH}	—	BUCK falling reference	0.5	—	—	
Read Data Access Time	t_{RD}	—	BUCK falling reference	0.4	—	0.5	
ACK Data Access Time	t_{BA}	—	BUCK falling reference	0.4	—	0.5	
Status Data Disable Time	t_{SZ1}	—	CCE falling Reference	0.4	—	0.5	
Data Disable Time	t_{SZ2}	—	→Status output	—	—	0.1	


(a) Write command mode

(μ -com output)



(b) Read command mode



(c) Idle mode



APPLICATION CIRCUIT EXAMPLE-1 (+5V single power supply used)

APPLICATION CIRCUIT EXAMPLE-2 ($\pm 5V$ two power supply used)


(Cautions)

- Quality of crystal oscillation wave form largely affect S/N ratio and noise distortion. Further, this is also true when system clock is input externally through the XI terminal.
- The wiring between the TC9296AF output and the TA2009F input must be made the shortest.
- The condenser between V_{DD} and GND shall be connected as close to the pin as possible.

OUTLINE DRAWING

QFP100-P-1420-0.65

Unit : mm



Weight : 1.6g (Typ.)