# INTEGRATED CIRCUITS

# DATA SHEET

# 74F2244

Octal buffer with  $30\Omega$  equivalent output termination (3-State)

Product specification

1994 Dec 5

IC15 Data Handbook

# **Philips Semiconductors**





# Octal buffer with 30 $\Omega$ equivalent output termination (3-State)

74F2244

#### **FEATURES**

- Octal bus interface
- $30\Omega$  output termination ideal for driving DRAM
- 15mA source current
- SSOP Type II Package

#### **DESCRIPTION**

The 74F2244 is an octal buffer that is ideal for driving dynamic DRAM with matching impedance. The outputs are all capable of sinking 5mA and sourcing up to 15mA. The device features two output enables,  $\overline{\text{OE}}$ a and  $\overline{\text{OE}}$ b, each controlling four of the 3–state outputs.

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F2244	4.0ns	30mA

#### ORDERING INFORMATION


	ORDER CODE	
DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$ , $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$	DRAWING NUMBER
20-pin plastic DIP	N74F2244N	SOT146-1
20-pin plastic SOL	N74F2244D	SOT163-1
20-pin plastic SSOP Type II	N74F2244DB	SOT339-1

#### INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
lan, Ibn	Data inputs	1.0/0.33	20μA/0.2mA
ŌEa, ŌEb	Output enable inputs (active low)	1.0/0.33	20μA/0.2mA
Yan, Ybn	Data outputs	750/8.33	15mA/5mA

NOTE: One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.

#### **PIN CONFIGURATION**




### **LOGIC SYMBOL**




# Octal buffer with $30\Omega$ equivalent output termination (3-State)

74F2244

## **IEC/IEEE SYMBOL**



#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

	INP	OUTPUTS			
OEa	la	OEb	Ya	Yb	
L	L	L	L	L	L
L	Н	L	Н	Н	Н
Н	Х	Н	Х	Z	Z

#### Notes to function table

H = High voltage level

L = Low voltage level

X = Don't care

Z = High impedance "off" state

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage	-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage	-0.5 to +7.0	V
I <sub>IN</sub>	Input current	-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in high output state	−0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in low output state	10	mA
T <sub>amb</sub>	Operating free air temperature range	0 to +70	°C
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C

## **RECOMMENDED OPERATING CONDITIONS**

CVMDOL	DADAMETER			UNIT	
SYMBOL	PARAMETER PARAMETER	MIN	NOM	MAX	1
V <sub>CC</sub>	Supply voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0			V
$V_{IL}$	Low-level input voltage			0.8	V
I <sub>lk</sub>	Input clamp current			-18	mA
I <sub>OH</sub>	High-level output current			-15	mA
I <sub>OL</sub>	Low-level output current			5	mA
T <sub>amb</sub>	Operating free air temperature range	0		+70	°C

1994 Dec 05 3

# Octal buffer with $30\Omega$ equivalent output termination (3-State)

74F2244

#### DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER			TEST			LIMITS		UNIT
STWIBOL	PARAMETER		CONDITIONS <sup>1</sup>				TYP <sup>2</sup>	MAX	UNIT
			$V_{CC} = MIN,$	$I_{OH} = -3mA$	±10%V <sub>C</sub>	2.5			V
V <sub>OH</sub>	High-level output voltage		$V_{IL} = MAX$ ,		±5%V <sub>CC</sub>	2.7	3.4		V
			V <sub>IH</sub> = MIN	I <sub>OH</sub> =	±10%V <sub>C</sub>	2.0			V
				–15mA	±5%V <sub>CC</sub>	2.0			V
V <sub>OL</sub>	Low-level output voltage		$V_{CC} = MIN,$ $V_{IL} = MAX,$	I <sub>OL</sub> = MAX	±10%V <sub>C</sub> C			0.50	V
			$V_{IH} = MIN$ ,		±5%V <sub>CC</sub>		0.42	0.50	V
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I =$	I <sub>IK</sub>			-0.73	-1.2	V
II	Input current at maximum input voltage		V <sub>CC</sub> = MAX, V <sub>I</sub> :	= 7.0V				100	μΑ
I <sub>IH</sub>	High-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub>	= 2.7V				20	μΑ
I <sub>IL</sub>	Low-level input current		V <sub>CC</sub> = MAX, V <sub>I</sub> :	= 0.5V				-0.2	mA
l <sub>OZH</sub>	Off–state output current, high–level voltage applied		V <sub>CC</sub> = MAX, V <sub>O</sub>	= 2.7V				50	μА
l <sub>OZL</sub>	Off–state output current, low–level voltage applied		V <sub>CC</sub> = MAX, V <sub>O</sub>	= 0.5V				-50	μА
Ios	Short-circuit output current <sup>3</sup>		$V_{CC} = MAX$			-60		-150	mA
		I <sub>CCH</sub>					20	30	mA
I <sub>CC</sub>	Supply current (total)	I <sub>CCL</sub>	$V_{CC} = MAX$				45	65	mA
		I <sub>CCZ</sub>					26	40	mA

#### NOTES:

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- 2. All typical values are at  $V_{CC}$  = 5V,  $T_{amb}$  = 25°C.
- 3. Not more than one output should be shorted at a time. For testing I<sub>OS</sub>, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

#### **AC ELECTRICAL CHARACTERISTICS**


					LIN	IITS		
SYMBOL	PARAMETER	TEST		<sub>mb</sub> = +25° <sub>CC</sub> = +5.0		$T_{amb} = 0^{\circ}C$ $V_{CC} = +5.$		UNIT
OTHEOL	TAKAMETEK	CONDITION		pF, R <sub>L</sub> :		""	$R_L = 500\Omega$	
			MIN	TYP	MAX	MIN	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay lan, Ibn to Yn	Waveform 1	3.0 2.5	4.5 4.5	7.0 7.0	2.5 2.5	8.0 7.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to high or low level	Waveform 2 Waveform 3	2.5 3.0	4.5 5.0	7.5 8.0	2.0 3.0	8.0 8.5	ns
t <sub>PHZ</sub>	Output disable time from high or low level	Waveform 2 Waveform 3	1.5 1.5	3.5 2.5	6.0 5.5	1.0 1.0	6.0 5.5	ns

# Octal buffer with $30\Omega$ equivalent output termination (3-State)


74F2244

#### **AC WAVEFORMS**


For all waveforms,  $V_M = 1.5V$ .



Waveform 1. Propagation delay for data to outputs




Waveform 3. 3-State output enable time to low level and output disable time from low level



Waveform 2. 3-State output enable time to high level and output disable time from high level

### **TEST CIRCUIT AND WAVEFORMS**




# Octal buffer with $30\Omega$ equivalent output termination (3-State)

74F2244

## DIP20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



## DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE REFERENCES						EUROPEAN	ISSUE DATE
	VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	SOT146-1			SC603			<del>92-11-17</del> 95-05-24


1994 Dec 05 6

# Octal buffer with $30\Omega$ equivalent output termination (3-State)

74F2244

## SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



## 

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	Ьp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013AC				<del>95-01-24</del> 97-05-22	


1994 Dec 05 7

# Octal buffer with $30\Omega$ equivalent output termination (3-State)

74F2244

## SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



#### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

#### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1990E DATE	
SOT339-1		MO-150AE				<del>93-09-08</del> 95-02-04	

Octal buffer with  $30\Omega$  equivalent output termination (3-State)

74F2244

**NOTES** 

## Octal buffer with $30\Omega$ equivalent output termination (3-State)

74F2244

DEFINITIONS						
Data Sheet Identification	Product Status	Definition				
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.				
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philip Semiconductors reserves the right to make changes at any time without notice in order to improve desig and supply the best possible product.				
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.				

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation Products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 Philips Semiconductors and Philips Electronics North America Corporation register eligible circuits under the Semiconductor Chip Protection Act.

© Copyright Philips Electronics North America Corporation 1994

All rights reserved. Printed in U.S.A.

(print code) Date of release: July 1994

Document order number: 9397-750-05198