## Features

- Four $\mathbf{6 0 0 m A}$ Non-Inverting Power Output Drivers
- 50V and 1A Maximum Rated Power Output Drivers
- VCE(SUS) Capability
- Inputs Compatible With TTL or 5V CMOS Logic
- Suitable For Resistive, Lamp or Inductive Loads
- Inductive Clamps on Each Output
- High Dissipation Power-Frame Package
- Operating Temperature Ranges . . . . . . $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$


## Applications

- Solenoids
- Relays
- Lamps
- Steppers
- Small Motors
- Displays


## System Applications

- Automotive
- Appliances
- Industrial Controls
- Robotics


## Description

The CA3252 is used to interface low-level logic to high current loads. Each Power Driver has four inverting switches consisting of an inverting logic input stage and an inverting low-side driver output stage. All inputs are 5V TTL/CMOS logic compatible and have a common Enable input. On-chip steering diodes are connected from each output (in pairs) to the CLAMP pins (in pairs) which may be used in conjunction with external zener diodes to protect the IC against over-voltage transients that result from inductive load switching. The CA3252 may be used in a variety of automotive and industrial control applications to drive relays, solenoids, lamps and small motors.

To allow for maximum heat transfer from the chip, all ground pins on the DIP and SOIC packages are directly connected to the mounting pad of the chip. Integral heat spreading lead frames directly connect the bond pad and ground leads for good heat dissipation. In a typical application, the package is mounted on a copper PC Board. By increasing copper ground area on the PC Board, more heat is conducted away from the ground leads. The junction-to-ambient thermal resistances may be reduced to less than $40^{\circ} \mathrm{C} / \mathrm{W}$ with approximately two square inches of copper area.

## Ordering Information

| PART <br> NUMBER | TEMP. $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE | PKG. NO. |
| :--- | :--- | :--- | :--- |
| CA3252E | -40 to 105 | 16 Ld PDIP | E16.3 |
| CA3252M | -40 to 105 | 20 Ld SOIC | M20.3 |

## Pinouts




## Functional Block Diagram



TRUTH TABLE (Each Output)

| ENABLE | IN | OUT |
| :---: | :---: | :---: |
| $H$ | L | L |
| $H$ | $H$ | $H$ |
| L | X | H |

H = High, L = Low, X = Don't Care
FIGURE 1. CA3252 QUAD NON-INVERTING POWER DRIVER SHOWN WITH TYPICAL APPLICATION LOADS


FIGURE 2. SCHEMATIC OF ONE INPUT SECTION


FIGURE 3. TYPICAL LATCHED ON CIRCUIT SWITCHING CONFIGURATION. WHEN $V_{I N}$ IS SWITCHED LOW, THE OUTPUT IS TURNED ON (LOW).

| Absolute Maximum Ratings |  |
| :---: | :---: |
| Output Voltage, $\mathrm{V}_{\text {CEX }}$ | -0.7 to $50 \mathrm{~V}_{\text {DC }}$ |
| Logic Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$ | 7V |
| Logic Input Voltage, $\mathrm{V}_{\text {IN }}$ | -0.7 to 15V |
| Output Sustaining Voltage, $\mathrm{V}_{\text {CE(SUS }}$ | 35 V DC |
| Output Current, IO (Note 1) | ${ }^{1} A_{D C}$ |

Operating Conditions
Temperature Range
$-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$

## Thermal Information


Maximum Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . $150^{\circ} \mathrm{C}$ Maximum Storage Temperature Range . . . . . . . . . $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ Maximum Lead Temperature Soldering (10s Max) . . . . . . . . . $300^{\circ} \mathrm{C}$ (SOIC - Lead Tips Only)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
NOTES:

1. The Maximum Ambient Temperature is limited for the sustained conditions of the $\mathrm{I}_{\mathrm{CC}(\mathrm{ON})}$ Supply Current test with all Outputs ON. The total DC current for the CA3252 with all 4 outputs ON should not exceed 0.7 A at each output for a total of ( $4 \times 0.7 \mathrm{~A}+\mathrm{Max}$. ICC) ~ 2.9 A . This level of sustained current will significantly increase the on-chip temperature due to increased dissipation. Under any condition, the Absolute Maximum Junction Temperature must not exceed $150^{\circ} \mathrm{C}$. While any one loaded output may exceed 0.7 A , the maximum rating limit is 1 A .
2. $\theta_{\mathrm{JA}}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$; Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Sustaining Voltage | $\mathrm{V}_{\text {CE(SUS }}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=2 \mathrm{~V}$ | 35 | - | V |
| Output Leakage Current | ICEX | $\mathrm{V}_{\mathrm{CE}}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0.8 \mathrm{~V}$ | - | 100 | $\mu \mathrm{A}$ |
| Collector to Emitter Saturation Voltage | $\mathrm{V}_{\text {CE(SAT }}$ | $\mathrm{I}_{\mathrm{C}}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}$ | - | 0.3 | V |
|  |  | $\mathrm{I}_{\mathrm{C}}=300 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | - | 0.5 | V |
|  |  | $\mathrm{I}_{\mathrm{C}}=600 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=0.8 \mathrm{~V}$ | - | 0.8 | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  | - | 0.8 | V |
| Input Low Current | IIL | $\mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}$ | -15 | 10 | $\mu \mathrm{A}$ |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{I}_{\mathrm{C}}=600 \mathrm{~mA}$ | 2 | - | V |
| Input High Current | $\mathrm{IIH}^{\text {H }}$ | $\mathrm{I}_{\mathrm{C}}=600 \mathrm{~mA}, \mathrm{~V}_{\mathrm{IN}}=4.5 \mathrm{~V}$ | -10 | -10 | $\mu \mathrm{A}$ |
| Logic Supply Current, All Outputs ON | $\mathrm{ICC}(\mathrm{ON})$ | $\mathrm{I}_{\mathrm{C}}=600 \mathrm{~mA}$, All Outputs ON (Note 1) | - | 90 | mA |
| Logic Supply Current, All Outputs OFF | ICC(OFF) | All Outputs OFF | - | 10 | mA |
| Clamp Diode Leakage Current | $\mathrm{I}_{\mathrm{R}}$ | $\mathrm{V}_{\mathrm{R}}=50 \mathrm{~V}$ (Diode Reverse Voltage) | - | 100 | $\mu \mathrm{A}$ |
| Clamp Diode Forward Voltage | $\mathrm{V}_{\mathrm{F}}$ | $\mathrm{I}_{\mathrm{F}}=0.6 \mathrm{~A}$ | - | 1.8 | V |
|  |  | $\mathrm{I}_{\mathrm{F}}=1.2 \mathrm{~A}$ | - | 2.0 | V |
| Output Current | Iout | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.4 \mathrm{~V}, \mathrm{~V}_{\text {BATT }}=+13 \mathrm{~V}, \\ & \text { Output Load }=10 \Omega \end{aligned}$ | 0.9 | - | A |
| Turn-ON Propagation Delay Time | $t_{\text {PHL }}$ | $\mathrm{I}_{\mathrm{C}}=600 \mathrm{~mA}$ | - | 10 | $\mu \mathrm{s}$ |
| Turn-OFF Propagation Delay Time | ${ }_{\text {tPLH }}$ | $\mathrm{I}_{\mathrm{C}}=600 \mathrm{~mA}$ | - | 10 | $\mu \mathrm{s}$ |
| Low Enable Voltage | $\mathrm{V}_{\mathrm{ENL}}$ |  | - | 0.8 | V |
| Low Enable Current | $l_{\text {ENL }}$ | $\mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}$ | -15 | 10 | $\mu \mathrm{A}$ |
| High Enable Voltage | $\mathrm{V}_{\text {ENH }}$ |  | 2.0 | - | V |
| High Enable Current | IENH | $\mathrm{V}_{\mathrm{EN}} \geq 2 \mathrm{~V}$ | -250 | +250 | $\mu \mathrm{A}$ |

## Dual-In-Line Plastic Packages (PDIP)



NOTES:

1. Controlling Dimensions: $\operatorname{INCH}$. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions $A, A 1$ and $L$ are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch ( 0.25 mm ).
6. $E$ and $e_{A}$ are measured with the leads constrained to be perpendicular to datum $-\mathrm{C}-$.
7. $e_{B}$ and $e_{C}$ are measured at the lead tips with the leads unconstrained. $e_{\mathrm{C}}$ must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch ( 0.25 mm ).
9. N is the maximum number of terminal positions.
10. Corner leads ( $1, \mathrm{~N}, \mathrm{~N} / 2$ and $\mathrm{N} / 2+1$ ) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030-0.045 inch (0.76-1.14mm).

E16.3 (JEDEC MS-001-bB ISSUE D) 16 LEAD DUAL-IN-LINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | - | 0.210 | - | 5.33 | 4 |
| A1 | 0.015 | - | 0.39 | - | 4 |
| A2 | 0.115 | 0.195 | 2.93 | 4.95 | - |
| B | 0.014 | 0.022 | 0.356 | 0.558 | - |
| B1 | 0.045 | 0.070 | 1.15 | 1.77 | 8, 10 |
| C | 0.008 | 0.014 | 0.204 | 0.355 | - |
| D | 0.735 | 0.775 | 18.66 | 19.68 | 5 |
| D1 | 0.005 | - | 0.13 | - | 5 |
| E | 0.300 | 0.325 | 7.62 | 8.25 | 6 |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 | 5 |
| e | 0.10 | BSC |  | BSC | - |
| $\mathrm{e}_{\mathrm{A}}$ | 0.30 | BS |  | BSC | 6 |
| $\mathrm{e}_{\mathrm{B}}$ | - | 0.430 | - | 10.92 | 7 |
| L | 0.115 | 0.150 | 2.93 | 3.81 | 4 |
| N | 16 |  | 16 |  | 9 |

Rev. 0 12/93

## Small Outline Plastic Packages (SOIC)



## NOTES:

## M20.3 (JEDEC Ms-013-AC ISSUE C)

 20 LEAD WIDE BODY SMALL OUTLINE PLASTIC PACKAGE| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0926 | 0.1043 | 2.35 | 2.65 | - |
| A1 | 0.0040 | 0.0118 | 0.10 | 0.30 | - |
| B | 0.013 | 0.0200 | 0.33 | 0.51 | 9 |
| C | 0.0091 | 0.0125 | 0.23 | 0.32 | - |
| D | 0.4961 | 0.5118 | 12.60 | 13.00 | 3 |
| E | 0.2914 | 0.2992 | 7.40 | 7.60 | 4 |
| e | 0.050 BSC |  | 1.27 BSC |  | - |
| H | 0.394 | 0.419 | 10.00 | 10.65 | - |
| h | 0.010 | 0.029 | 0.25 | 0.75 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 20 |  | 20 |  | 7 |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch )
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

## Sales Office Headquarters

NORTH AMERICA
Intersil Corporation
P. O. Box 883, Mail Stop 53-204

Melbourne, FL 32902
TEL: (407) 724-7000
FAX: (407) 724-7240

## EUROPE

Intersil SA
Mercure Center
100, Rue de la Fusee
1130 Brussels, Belgium
TEL: (32) 2.724.2111
FAX: (32) 2.724.22.05

## ASIA

Intersil (Taiwan) Ltd.
Taiwan Limited
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 227169310
FAX: (886) 227153029

