

## Synchronizing Signal Generator for Video Camera

### Description

The CXD1217M is a synchronizing signal generator for color video cameras.

### Features

- Compatible with the respective systems, NTSC, PALM, PAL and SECAM
- Output is synchronized with the clock of 910f<sub>H</sub> or 908f<sub>H</sub>
- 25Hz offset processing by PAL system
- Color framing by the respective systems, NTSC, PALM and PAL
- Possible external synchronization by H reset, V reset and line alternate reset pins

### Applications

Synchronizing signal generator for color video cameras

### Structure

Silicon gate CMOS IC


### Absolute Maximum Ratings (T<sub>a</sub> = 25°C)

- |                         |                  |  |    |
|-------------------------|------------------|--|----|
| • Supply voltage        | V <sub>DD</sub>  | V <sub>SS</sub> – 0.5 to +7.0                  | V  |
| • Input voltage         | V <sub>I</sub>   | V <sub>SS</sub> – 0.5 to V <sub>DD</sub> + 0.5 | V  |
| • Output voltage        | V <sub>O</sub>   | V <sub>SS</sub> – 0.5 to V <sub>DD</sub> + 0.5 | V  |
| • Operating temperature | T <sub>opr</sub> | –20 to +75                                     | °C |
| • Storage temperature   | T <sub>stg</sub> | –55 to +150                                    | °C |

### Recommended Operating Conditions


- |                         |                  |            |    |
|-------------------------|------------------|------------|----|
| • Supply voltage        | V <sub>DD</sub>  | 4.5 to 5.5 | V  |
| • Operating temperature | T <sub>opr</sub> | –20 to +75 | °C |

28 pin SOP (Plastic)



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram and Pin Configuration



**Note)** Pin 19 output is (a) a signal based on Pin 26 in INT mode at NTSC.  
 (b) each signal is based on Pin 10 in other modes.

## Pin Description

Pin No.	Symbol	I/O	Description
1	VRI	I	Vertical reset signal
2	OFLD1	O	First field output
3	OBF/COLB	O	Burst flag/color blanking output
4	OSYNC	O	Composite sync output
5	OFLD	O	Even and Odd output
6	OBLK	O	Composite blanking output
7	OLALT	O	Line alternate output
8	OHD	O	Horizontal drive output
9	4fscOUT	O	4fsc output
10	4fscIN	I	4fsc input
11	NC	—	
12	OVD	O	Vertical drive output
13	NC	—	
14	V <sub>ss</sub>	—	GND pin
15	LALTRI	I	Line alternate reset input
16	TEST	I	Test input
17	O2FH	O	2f <sub>H</sub> output (Double the frequency of Pin 27)
18	NC	—	
19	OSC	O	Sub carrier output
20	EXT	I	Internal and external synchronizing modes switchover L: Internal synchronization H: External synchronization
21	MODE1	I	System selecting input 1
22	MODE2	I	System selecting input 2
23	HRI	I	Horizontal reset input
24	HCOMOUT	O	Phase comparator output
25	CLOUT	O	Clock output
26	CLIN	I	Clock input
27	OFH	O	Horizontal frequency output
28	V <sub>DD</sub>	—	Power supply pin

## Electrical Characteristics

## DC characteristics

(V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, T<sub>opr</sub> = -20 to +75°C)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Output voltage 1	V <sub>OH</sub>	I <sub>OH</sub> = -2mA	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
	V <sub>OL</sub>	I <sub>OL</sub> = 4mA	V <sub>SS</sub>		0.4	V
Output voltage 2*1	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
	V <sub>OL</sub>	I <sub>OL</sub> = 4mA	V <sub>SS</sub>		0.4	V
Output voltage 3*2	V <sub>OH</sub>	I <sub>OH</sub> = -4mA	V <sub>DD</sub> /2			V
	V <sub>OL</sub>	I <sub>OL</sub> = 8mA			V <sub>DD</sub> /2	V
Input voltage	V <sub>IH</sub>		0.7V <sub>DD</sub>			V
	V <sub>IL</sub>				0.3V <sub>DD</sub>	V
Input current*3 (Pull-down pin)	I <sub>IH</sub>	V <sub>IH</sub> = V <sub>DD</sub>	20	50	120	μA
Output leak current*1	I <sub>LZ</sub>	At high impedance		±30		nA
Power current supply	I <sub>DD</sub>	At output pin in no-load		8		mA
Feedback resistance*4	R <sub>FB</sub>	V <sub>DD</sub> = 5V	250k		2.5M	Ω

\*1 HCOMOUT pin

\*2 4fscOUT and CLOUT pins

\*3 LALTRI, TEST, EXT, MODE1 and MODE2 pins

\*4 4fscOUT, 4fscIN, CLOUT and CLIN pins

## I/O capacitance

(V<sub>DD</sub> = V<sub>I</sub> = 0V, f<sub>M</sub> = 1MHz)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input pin	C <sub>IN</sub>		—	—	9	pF
Output pin	C <sub>OUT</sub>		—	—	11	pF

**Description of Operation** (See Block Diagram.)

The CXD1217 is applicable to four systems; namely, NTSC, PAL, PALM and SECAM. In order to realize them, the following relative equations of Sub-carrier (4fscIN) and Clock (CLIN) are adopted .

	Sub carrier	Clock
NTSC	$4fsc = 910f_H$	910f <sub>H</sub>
PAL	$4fsc = 1135f_H + 2fv$	908f <sub>H</sub>
PALM	$4fsc = 909f_H$	910f <sub>H</sub>
SECAM	—	908f <sub>H</sub>

As it is obvious from the above equations, the 4fsc and clock frequency do not coincide with each other in the PAL and PALM. Therefore matching of the clock frequency is carried out by providing PLL.

**1 . MODE specified input**

The CXD1217 provides four inputs to specify the respective modes.

\* EXT input: Set this pin to V<sub>DD</sub> side, and it becomes into external synchronizing mode. At this time, the counters in connection with the PLL loop as shown in the upper part of the block diagram become into stand still state.

\* MODE1 and MODE2 inputs: These are inputs for the system selection.

MODE1	MODE2	System
0	0	NTSC
0	1	SECAM
1	0	PALM
1	1	PAL

"0" → V<sub>SS</sub>

"1" → V<sub>DD</sub>

\* TEST input: An input to be used to measure IC. This input is normally kept opened.  
(Because it is dropped internally to V<sub>SS</sub> with MOS resistance.)


**2. Reset operation**

The CXD1217 has three reset inputs ; namely, HRI, VRI, LALTRI, and it works to perform reset operation when it detects falling edge. These three inputs are so designed as to take in synchronization with the IC internal clock. Therefore, it is a prerequisite that both systems should have clock frequencies that are matched as a reset operation to each other (GEN locked).

• H reset (HRI input)


When the HRI input is continuous with H synchronization, resetting is activated with the initial falling edge, and for the subsequent edges they do not have to be reset unless they are deviated more than 2-bit (140ns) against the initial edge in the internal clock. That is, if the jitter of HRI input is less than 140ns, it is absorbed. The minimum resetting pulse width is over 0.3μs.

The phase to be reset is the advanced point of 6.3 to 6.37μs (= 90 to 91-bit × 70ns) than the HRI input as shown in the diagram below.



• V reset (VRI input)

When the VRI is input as shown in figure below, OSYNC can be reset at the same phase with the SYNC signal.




Since the falling edge point in the diagram above (marked with  $\uparrow$ ) is the boundary of reset, if the falling edge of the VRI input traverses that point, it causes 1/2H deviation to the reset state.

Accordingly, if resetting is applied between two similar systems whose frequency are different, the V to which resetting is applied generates jitter of 1/2H. (When the resetting is applied continuously.)

• LALT reset (LALTRI input)

Phase relation between LALTRI pulse polarity and 2fH is the same as in the case of V resetting.

Resetting operation is basically required only in the external synchronizing mode (GEN LOCK mode). However, even in the internal synchronizing mode, it sometimes requires H and V outputs whose phases are deviated against a certain output. In that case, it suffices to use two CXD1217s and conduct the operation as follows:



By varying the Delay and Shift Reg. of the above diagram, any phases of OHD2 and OVD2 can be provided against the respective OHD1 and OVD1.


3. Color framing

In the case of internal synchronization in the individual NTSC, PAL and PALM systems, the phase relationships between SYNC of the 1st field and sub-carrier are kept stable regardless of the power supply being ON or OFF. However, as the PAL and PALM systems are comprised of PLL, the absolute values concerning the phase according to variation of the ambient temperature drifts.


Timing Chart

Output Timing Chart Diagram

CXD1217 NTSC, PALM




CXD1217 PAL, SECAM





CXD1217 fh




Application Circuit

Basic connection in individual systems

Basic connection in individual systems at internal synchronization mode (EXT input = "0") is as follows. See waveform diagram for each output.

• NTSC




\* H/2 is output for LALT OUT even in NTSC mode.

\* MODE1, MODE2, EXT, TEST and LALTRI pins can be kept open.

(If noise annoys, connect to Vss by low impedance.)


• PAL



\* Inverter of CLIN or CLOUT pins are usable as VCO.


Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

• PALM



\* Internal inverter is usable as VCO.

• SECAM




\* COLB is output to BF/COLB OUT pin.

\* SDR and SDB are formed in PLL using 908fH.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Package Outline Unit: mm

28PIN SOP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	SOP-28P-L02
EIAJ CODE	SOP028-P-0375
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.6g