

CMOS STATIC RAM 16K (4K x 4-BIT)

IDT6168SA IDT6168LA

FEATURES:

- High-speed (equal access and cycle time)
 - Military: 15/20/25/35/45ns (max.)
 - Commercial: 15/20/25/35ns (max.)
- Low power consumption
- Battery backup operation—2V data retention voltage (IDT6168LA only)
- Available in high-density 20-pin ceramic or plastic DIP, 20pin SOIC.
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- · Bidirectional data input and output
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT6168 is a 16,384-bit high-speed static RAM organized as 4K x 4. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques,


provides a cost-effective approach for high-speed memory applications.

Access times as fast 15ns are available. The circuit also offers a reduced power standby mode. When $\overline{\text{CS}}$ goes HIGH, the circuit will automatically go to, and remain in, a standby mode as long as $\overline{\text{CS}}$ remains HIGH. This capability provides significant system-level power and cooling savings. The low-power (LA) version also offers a battery backup data retention capability where the circuit typically consumes only 1 μ W operating off a 2V battery. All inputs and outputs of the IDT6168 are TTL-compatible and operate from a single 5V supply.

The IDT6168 is packaged in either a space saving 20-pin, 300-mil ceramic or plastic DIP, 20-pin SOIC providing high board-level packing densities.


Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PIN CONFIGURATIONS



DIP/SOJ **TOP VIEW**

PIN DESCRIPTIONS

Name	Description
A0-A11	Address Inputs
CS	Chip Select
WE	Write Enable
I/O ₀₋₃	Data Input/Output
Vcc	Power
GND	Ground

3090 tbl 01

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit			
CIN	Input Capacitance	VIN = 0V	7	pF			
CI/O	I/O Capacitance	Vout = 0V	7	pF			
NOTE: 3090 tbl 0							

^{1.} This parameter is determined by device characterization, but is not production tested.

TRUTH TABLE(1)

Mode	<u>cs</u>	WE	Output	Power
Standby	Н	Х	High-Z	Standby
Read	L	Н	D ouт	Active
Write	L	L	Din	Active

NOTE:

1. H = VIH, L = VIL, X = Don't Care

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Com'l.	Mil.	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	–65 to +135	ç
Тѕтс	Storage Temperature	-55 to +125	–65 to +150	°C
Рт	Power Dissipation	1.0	1.0	W
Іоит	DC Output Current	50	50	mA

NOTE:

3090 tbl 03

RECOMMENDED DC OPERATING **CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0	V
VIL	Input Low Voltage	$-0.5^{(1)}$	_	0.8	V

NOTE:

1. VIL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	VCC
Military	–55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

3090 tbl 06

5.3 2

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

			6168SA15		6168SA20 6168LA20			
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Unit	
ICC1	Operating Power Supply Current CS ≤ VIL, Outputs Open,	SA	110	120	90	100	mA	
	$Vcc = Max., f = 0^{(2)}$	LA	_	_	70	80		
ICC2	Dynamic Operating Current CS ≤ VIL, Outputs Open,	SA	145	165	120	120	mA	
	$Vcc = Max., f = fmax^{(2)}$	LA	_	_	100	110		
ISB	Standby Power Supply Current (TTL Level)	SA	55	60	45	45	mA	
	$\overline{CS} \ge VIH$, $VCC = Max.$, Outputs Open, $f = fMAX^{(2)}$	LA	_	_	30	35		
	Full Standby Power Supply Current (CMOS Level)	SA	20	20	20	20	mA	
	$\overline{\text{CS}} \ge \text{VHC}$, $\text{VCC} = \text{Max.}$, $\text{VIN} \ge \text{VHC}$ or $\text{VIN} \le \text{VLC}$, $\text{f} = 0^{(2)}$	LA		_	0.5	5		

3090 tbl 07

DC ELECTRICAL CHARACTERISTICS (CONTINUED)(1)

 $(VCC = 5.0V \pm 10\%, VLC = 0.2V, VHC = VCC - 0.2V)$

	·		6168SA25 6168LA25					SA35 BLA35		SA45 LA45	
Symbol	Parameter	Power	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Unit		
ICC1	Operating Power Supply Current CS ≤ VIL, Outputs Open,	SA	90	100	90	_	_	100	mA		
	$VCC = Max., f = 0^{(2)}$	LA	70	80	70	_	_	80			
ICC2	Dynamic Operating Current CS ≤ VIL, Outputs Open,	SA	110	120	100	_	_	110	mA		
	VCC = Max., $f = fMAX^{(2)}$	LA	90	100	80	_	_	80			
ISB	Standby Power Supply Current (TTL Level)	SA	35	45	30	_	_	35	mA		
<u>c</u> s	$\overline{CS} \ge VIH$, $VCC = Max.$, Outputs Open, $f = fMAX^{(2)}$	LA	25	30	20	_	_	25			
ISB1	Full Standby Power Supply Current	SA	3	10	3	_	_	10	mA		
	(CMOS Level) CS ≥ VHC, VCC = Max., VIN ≥ VHC or VIN ≤ VLC, f = 0 ⁽²⁾	LA	0.5	0.3	0.5	_	_	0.3			

NOTES:

1. All values are maximum guaranteed values.

2. $f_{MAX} = 1/t_{RC}$, only address inputs are cycling at f_{MAX} . f = 0 means no address inputs are changing.

3090 tbl 08

DC ELECTRICAL CHARACTERISTICS Vcc = 5.0V ± 10%

				IDT6	168SA	IDT61	168LA	
Symbol	Parameter	Test Condition		Min.	Max.	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = Max.,	MIL	_	10	_	5	μΑ
		VIN = GND to VCC	COM'L		2		2	
ILO	Output Leakage Current	$Vcc = Max., \overline{CS} = ViH,$	MIL		10	_	5	μΑ
		VOUT = GND to VCC	COM'L	_	2	_	2	
Vol	Output LOW Voltage	IOL = 10mA, VCC = Min.			0.5	_	0.5	V
		IoL = 8mA, Vcc = Min.			0.4	_	0.4	
Vон	Output HIGH Voltage	IOH = -4mA, $VCC = Min$.		2.4	_	2.4	_	V

3090 tbl 09

DATA RETENTION CHARACTERISTICS (LA Version Only)

VLC = 0.2V, VHC = VCC - 0.2V


					IDT6168LA		
Symbol	Parameter	Test Condition	Test Condition		Typ. ⁽¹⁾	Max.	Unit
Vdr	Vcc for Data Retention			2.0	_	_	V
ICCDR	Data Retention Current		MIL.	_	0.5(2)	100(2)	μΑ
		CS ≥ VHC		_	1.0(3)	150 ⁽³⁾	
		Vin ≥ VHC	COM'L.	_	0.5(2)	20(2)	μΑ
		or ≤ VLC		_	1.0 ⁽³⁾	30(3)	
tCDR ⁽⁵⁾	Chip Deselect to Data			0	_	_	ns
	Retention Time						
tR ⁽⁵⁾	Operation Recovery Time			tRC ⁽²⁾	_	_	ns

NOTES:

3090 tbl 10

- 1. $TA = +25^{\circ}C$.
- 2. at Vcc = 2V
- 3. at Vcc = 3V
- 4. trc = Read Cycle Time.
- 5. This parameter is guaranteed by device characterization, but is not production tested.

LOW Vcc DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V				
Input Rise/Fall Times	5ns				
Input Timing Reference Levels	1.5V				
Output Reference Levels	1.5V				
AC Test Load	See Figures 1 and 2				

3090 tbl 11




Figure 1. AC Test Load

Figure 2. AC Test Load (for tchz, tclz, twhz and tow)

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS (CONTINUED) (Vcc = 5.0V ± 10%, All Temperature Ranges)


						6168SA35 6168SA45 ⁽¹⁾ 6168LA35 6168LA45 ⁽¹⁾				
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read	Cycle									
trc	Read Cycle Time	15		20/25		35	_	45	_	ns
tAA	Address Access Time	I	15	_	20/25	l	35	_	45	ns
tACS	Chip Select Access Time	I	15	_	20/25		35	_	45	ns
tCLZ ⁽²⁾	Chip Select to Output in Low-Z	3		5		5		5	_	ns
tCHZ ⁽²⁾	Chip Deselect to Output in High-Z	-	8	_	10		15	_	25	ns
tон	Output Hold from Address Change	3	_	3	_	3	_	3	_	ns
tPU ⁽²⁾	Chip Select to Power-Up Time	0	_	0		0		0	_	ns
tPD ⁽²⁾	Chip Deselect to Power-Down Time	_	35	_	20/25	_	35		40	ns

NOTES:

3090 tbl 12


- 1. -55°C to +125°C temperature range only.
- 2. This parameter is guaranteed with AC Test load (Figure 2) by device characterization, but is not production tested.

TIMING WAVEFORM OF READ CYCLE NO. 1^(1, 2)



3090 drw 06

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 3)



NOTES:

- 1. $\overline{\text{WE}}$ is HIGH for Read cycle.
- 2. $\overline{\text{CS}}$ is LOW for Read cycle.
- 3. Device is continuously selected, $\overline{\text{CS}}$ is LOW.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- 4. Transition is measured $\pm 200 \text{mV}$ from steady state.


AC ELECTRICAL CHARACTERISTICS (CONTINUED) (Vcc = 5.0V ± 10%, All Temperature Ranges)

		6168SA15		6168SA20/25 6168LA20/25		6168SA35 6168LA35		6168SA45 ⁽²⁾ 6168LA45 ²⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle										
twc	Write Cycle Time	15		20	_	30	_	40	_	ns
tcw	Chip Select to End-of-Write	15		20	_	30	—	40	_	ns
taw	Address Valid to End-of-Write	15	_	20	_	30	_	40	_	ns
tAS	Address Set-up Time	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	15	_	20	_	30	_	40	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	0	_	ns
tow	DataValid to End-of-Write	9	_	10	_	15	_	20	_	ns
tDH	Data Hold Time	0	_	0	_	0	_	3	_	ns
twHZ ⁽³⁾	Write Enable to Output in High-Z	_	6	_	7	_	13	_	20	ns
tow(3)	Output Active from End-of-Write	0	_	0	_	0	_	0	_	ns

NOTES:

3090 tbl 13

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 5)}$




^{1.} 0° to +70°C temperature range only.

^{2. -55°}C to +125°C temperature range only.

^{3.} This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.


TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{\text{CS}}$ CONTROLLED TIMING) $^{(1, 2, 5)}$



NOTES:

- 1. WE or CS must be HIGH during all address transitions.
- 2. A write occurs during the overlap of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 3. two is measured from the earlier of \overline{CS} or \overline{WE} going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals should not be applied.
- 5. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in the high impedance state.
- 6. Transition is measured ±200mV from steady state.

ORDERING INFORMATION



5.3

7