


## HIGH-SPEED 3.3V 1K X 8 DUAL-PORT STATIC RAM

### **Features**

 High-speed access On-chip port arbitration logic Interrupt flags for port-to-port communication - Commercial: 25/35/55ns (max.) Fully asynchronous operation from either port Low-power operation Battery backup operation, 2V data retention (L Only) ٠ - IDT71V30S ٠ TTL-compatible, single 3.3V ±0.3V power supply Active: 375mW (typ.) ٠ Industrial temperature range (-40°C to +85°C) is available Standby: 5mW (typ.) for selected speeds - IDT71V30L Active: 375mW (typ.) Standby: 1mW (typ.)

### **Functional Block Diagram**



#### NOTES:

- 1. IDT71V30: BUSY outputs are non-tristatable push-pulls.
- 2. INT outputs are non-tristable push-pull output structure.

### **JANUARY 2001**

Industrial and Commercial Temperature Ranges

### Description

The IDT71V30 is a high-speed 1K x 8 Dual-Port Static RAM. The IDT71V30 is designed to be used as a stand-alone 8-bit Dual-Port SRAM.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on chip circuitry of each

port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 375mW of power. Low-power (L) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT71V30 devices are packaged in 64-pin STQFPs.

#### NVC NVC NVC NVC CEL INDEX 57 56 55 53 53 53 51 52 52 2 63 61 60 59 58 48 **OE**R OEL A0L 2 A OR 47 3 A1L 46 A1R 4 A2L 45 A 2R 5 A 3R A3L 44 6 A4L 43 A4R IDT71V30TF 7 A 5R A5L PP64-1<sup>(4)</sup> 42 8 A6R A6L 41 64-Pin STQFP 9 N/C 40 • N/C Top View<sup>(5)</sup> A7R A7I 10 39 11 A8R A8L 38 A9L 12 A9R 37 N/C N/C 13 36 14 N/C I/OOL 35 I/O7R 15 I/O1L 34 8 8 833 16 5 ▪ I/O<sub>6R</sub> I/O2L 3741 drw 03 Ó5R

## Pin Configurations<sup>(1,2,3)</sup>

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. Package body is approximately 10mm x 10mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate the orientation of the actual part-marking.

Industrial and Commercial Temperature Ranges

Symbol	Rating	Com'l & Ind	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.60	V
TBIAS	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-65 to +150	٥C
Ιουτ	OUT DC Output Current		mA
	-	-	3741 tbl 01

### Absolute Maximum Ratings<sup>(1)</sup>

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 0.3V.

### **Capacitance**<sup>(1)</sup> (TA = +25°C, f=1.0MHz)

Symbol	Parameter	Max.	Unit	
Cin	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

NOTES:

1. This parameter is determined by device characterization but is not production tested.

3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

### Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Ground	0	0	0	V
Vін	Input High Voltage	2.0	_	VCC+0.3V	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	V
					3741 tbl 02

NOTE:

1. VIL (min.) = -1.5V for pulse width less than 20ns.

### Maximum Operating Temperature and Supply Voltage<sup>(1,2)</sup>

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3
			3741 tbl 03

#### NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

 Industrial temperature: for specific speeds, packages and powers, contact your sales office.

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3V)

3741 tbl 04

			71V30S		71V		
Symbol	Parameter	Test Conditions	Min.	Мах.	Min.	Мах.	Unit
Lu	Input Leakage Current <sup>(1)</sup>	$V_{CC} = 3.6V,$ $V_{IN} = 0V$ to $V_{CC}$	_	10		5	μA
llo	Output Leakage Current	$\overline{CE} = V_{IH},$ Vout = 0V to Vcc		10		5	μA
Vol	Output Low Voltage (I/Oo-I/O7)	Iol = 4mA		0.4		0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V

NOTE:

1. At Vcc ≤ 2.0V input leakages are undefined.

### DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,6,7)</sup> ( $Vcc = 3.3V \pm 0.3V$ )

				Version		71V30X25 Com'l Only		0X35 Only	71V30X55 Com'l Only		
Symbol	Parameter	Test Condition	Versi			Max.	Тур. <sup>(2)</sup>	Max.	Тур. <sup>(2)</sup>	Мах.	Un
lcc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs Disabled f = fMax <sup>(3)</sup>	COM'L	S L	75 75	150 120	75 75	145 115	75 75	135 105	m
		T = IMAX*'	IND	S L							
ISB1	Standby Current (Both Ports - TTL Level	CEL and CER= VIL, $f = f_{MAX}^{(3)}$	COM'L	S L	20 20	50 35	20 20	50 35	20 20	50 35	m,
	Inputs)		IND	S L							
	Standby Current (One Port - TTL Level	$CE^{*}A^{*} = V_{IL}$ and $CE^{*}B^{*} = V_{H}^{(5)}$ Active Port Outputs Disabled, $f=f_{MAX}^{(3)}$	COM'L	S L	30 30	105 75	30 30	100 70	30 30	90 60	m
	Inputs)	I=IMAX*'	IND	S L							
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	CEL and CER $\ge$ Vcc - 0.2V VN $\ge$ Vcc - 0.2V or VN $\ge$ 0.2V f = 0.4(1)	COM'L	S L	1.0 0.2	5.0 3.0	1.0 0.2	5.0 3.0	1.0 0.2	5.0 3.0	m,
		$V_{IN} \leq 0.2V, f = 0^{(4)}$	IND	S L							
ISB4	Full Standby Current (One Port - CMOS	CE"a" ≤ 0.2V and CE"B" ≥ Vcc - 0.2V <sup>(5)</sup> VN > Vcc - 0.2V or VN < 0.2V	COM'L	S L	30 30	90 75	30 30	85 70	30 30	75 60	m
Ĺ	Level Inputs)	Active Port Outputs Disabled $f=f_{MAX}^{(S)}$	IND	S L	_	_	_			_	

NOTES:

1. 'X' in part number indicates power rating (S or L)

2. Vcc = 3.3V, TA =  $+25^{\circ}$ C, and are not production tested. Icccc = 70mA (Typ.)

3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc.

f = 0 means no address or control lines change.
Port "A" may be either left or right port. Port "B" is the opposite from port "A".

Refer to chip enable Truth Table I.

Industrial temperature: for specific speeds, packages and powers contact your sales office.

### **Data Retention Characteristics** (L Version Only)


Symbol	Parameter	Test Condition	Test Condition			Мах.	Unit
Vdr	Vcc for Data Retention			2.0			V
ICCDR	Data Retention Current		Ind.				μA
		Vcc = 2V, $\overline{CE} \ge$ Vcc -0.2V	Com'l.	_	100	1500	]
tcdr <sup>(3)</sup>	Chip Deselect to Data Retention Time	$V{\ensuremath{\mathbb N}} \ge V{\ensuremath{\mathbb C}} c$ -0.2V or $V{\ensuremath{\mathbb N}} \le 0.2V$		0			ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>			ns

NOTES:

1. Vcc = 2V, TA =  $+25^{\circ}$ C, and is not production tested.

2. tRc = Read Cycle Time.

3. This parameter is guaranteed by device characterization but not production tested.



### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(3,4)</sup>

			80X25 I Only	71V30X35 Com'l Only		71V30X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE							
trc	Read Cycle Time	25		35		55		ns
taa	Address Access Time		25		35		55	ns
tace	Chip Enable Access Time		25		35		55	ns
taoe	Output Enable Access Time		12		20		25	ns
toн	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time <sup>(1,2)</sup>	0		0		0		ns
tHZ	Output High-Z Time <sup>(1,2)</sup>		12		15		30	ns
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		0		ns
tPD	Chip Disable to Power Down Time <sup>(2)</sup>		50		50		50	ns

NOTES:

1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).


2. This parameter is guaranteed by device characterization, but is not production tested.

3. 'X' in part number indicates power rating (S or L).

4. Industrial temperature: for specific speeds, packages and power contact your sales office.

Industrial and Commercial Temperature Ranges


## Timing Waveform of Read Cycle No. 1, Either Side<sup>(1)</sup>



#### NOTES:

- 1.  $R/\overline{W} = V_{IH}$ ,  $\overline{CE} = V_{IL}$ , and is  $\overline{OE} = V_{IL}$ . Address is valid prior to the coincidental with  $\overline{CE}$  transition LOW.
- 2. tbbb delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultaneous read operations BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

## Timing Waveform of Read Cycle No. 2, Either Side<sup>(3)</sup>



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{OE}$  or  $\overline{CE}$ .
- 2. Timing depends on which signal is desserted first, OE or CE.

3.  $R/\overline{W} = V_{H}$  and the address is valid prior to or coincidental with  $\overline{CE}$  transition LOW.

4. Start of valid data depends on which timing becomes effective last tAOE, tACE, and tBDD.

### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(4,5)</sup>

			30X25 I Only		80X35 I Only	71V30X55 Com'l Only			
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Max.	Unit	
WRITE CY	/CLE					•			
twc	Write Cycle Time	25		35		55		ns	
tew	Chip Enable to End-of-Write	20		30		40		ns	
tAW	Address Valid to End-of-Write	20		30		40	_	ns	
tas	Address Set-up Time	0		0		0	_	ns	
twp	Write Pulse Width	20		30		40	_	ns	
twr	Write Recovery Time	0		0		0	_	ns	
tow	Data Valid to End-of-Write	12		20		20	_	ns	
tHZ	Output High-Z Time <sup>(1,2)</sup>		12	_	15	_	30	ns	
tDH .	Data Hold Time <sup>(3)</sup>	0		0		0		ns	
twz	Write Enable to Output in High-Z <sup>(1,2)</sup>		15		15		30	ns	
tow	Output Active from End-of-Write <sup>(1,2,3)</sup>	0		0		0		ns	

NOTES:

1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).


2. This parameter is guaranteed by device characterization, but is not production tested.

3. The specification for tDH must be met by the device supplying write data to the SRAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.


4. 'X' in part number indicates power rating (S or L).

5. Industrial temperatures: for specific speeds, packages and powers contact your sales office.

### Timing Waveform of Write Cycle No. 1,(R/W Controlled Timing)<sup>(1,5,8)</sup>



## Timing Waveform of Write Cycle No. 2, $\overline{CE}$ Controlled Timing<sup>(1,5)</sup>



- 1.  $R/\overline{W}$  or  $\overline{CE}$  must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of  $\overline{CE} = V_{IL}$  and  $R/\overline{W} = V_{IL}$ .
- 3. two is measured from the earlier of  $\overline{CE}$  or R/W going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\overline{OE}$  is LOW during a RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If  $\overline{OE}$  is HIGH during a RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6,7)</sup>

	71V30X25 Com'l Only		-	0X35 I Only	71V3 Com'			
Symbol	Parameter	Parameter Min. Max. Min. Max.		Мах.	Min.	Max.	Unit	
BUSY TIM	ING (M/S=Vih)					-		
<b>t</b> BAA	BUSY Access Time from Address Match		20	-	20		30	ns
tBDA	BUSY Disable Time from Address Not Matched		20		20	_	30	ns
tBAC	BUSY Access Time from Chip Enable		20		20	_	30	ns
tBDC	BUSY Disable Time from Chip Enable		20		20	_	30	ns
twн	Write Hold After BUSY <sup>(5)</sup>	20		30		40		ns
twdd	Write Pulse to Data Delay <sup>(1)</sup>		50	-	60		80	ns
todd	Write Data Valid to Read Data Delay <sup>(1)</sup>		35	_	45		65	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	-	5		5		ns
tbdd	BUSY Disable to Valid Data <sup>(3)</sup>		30		30		45	ns

NOTES:

3741 tbl 11

1. Port-to-port delay through SRAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read with BUSY".

2. To ensure that the earlier of the two ports wins.

3. tBDD is a calculated parameter and is the greater of 0, twDD - twp (actual) or tDDD - tDw (actual).


4. To ensure that the Write Cycle is inhibited on Port "B" during contention on Port "A".

5. To ensure that the Write Cycle is completed on Port "B" after contention on Port "A".

6. 'X' in part number indicates power rating (S or L).

7. Industrial temperature: for specific speeds, packages and powers contact your sales office.

## Timing Waveform of Write with Port-to-Port Read with **BUSY**<sup>(1,2,3,4)</sup>



#### NOTES:


1. To ensure that the earlier of the two ports wins.

2.  $\overline{CE}L = \overline{CE}R = VIL$ 

3.  $\overline{OE} = V_{IL}$  for the reading port.

4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".

### Timing Waveform of Write with **BUSY**<sup>(3)</sup>




NOTES: 1. twH must be met for BUSY.

2.  $\overline{\text{BUSY}}$  is asserted on port 'B' blocking R/ $\overline{\text{W}}$ 'B', until  $\overline{\text{BUSY}}$ 'B' goes HIGH.

3. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".

### Timing Waveform of **BUSY** Arbitration Controlled by **CE** Timing<sup>(1)</sup>




NOTES:

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2. If taps is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.

### Timing Waveform of $\overline{\text{BUSY}}$ Arbitration Controlled Address Match Timing<sup>(1)</sup>



- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If taps is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted.

### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,2)</sup>


		71V30X25 Com'l Only		71V30X35 Com'l Only		71V30X55 Com'l Only		
Symbol	Parameter	Min.	Мах.	Min.	Мах.	Min.	Мах.	Unit
INTERRUP	T TIMING					-		
tas	Address Set-up Time	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	25	_	25		45	ns
tinr	Interrupt Reset Time		25		25		45	ns
	•						•	3741 tbl 1:

NOTES:

1. 'X' in part number indicates power rating (S or L).


2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

## Timing Waveform of Interrupt Mode<sup>(1)</sup> INT Sets



3741 drw 14

## **INT** Clears



- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interrupt Truth Table II.
- 3. Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

### **Truth Tables**

### Table I. Non-Contention Read/Write Control<sup>(4)</sup>

	Left or Right Port <sup>(1)</sup>						
R/W	ĒΕ	ŌĒ	D0-7	Function			
Х	Н	Х	Z	Port Disabled and in Power-Down Mode, ISB2 or ISB4			
Х	Н	Х	Z	ĊĒR = ĊĒL = VIH, Power-Down Mode, Isb1 or Isb3			
L	L	Х	DATAIN	Data on Port Written Into Memory <sup>(2)</sup>			
Н	L	L	DATAOUT	Data in Memory Output on Port <sup>(3)</sup>			
Н	L	Н	Z	High Impedance Outputs			

NOTES:

1. AOL – A9L  $\neq$  AOR – A9R.

2. If  $\overline{\text{BUSY}} = L$ , data is not written.

3. If  $\overline{\text{BUSY}}$  = L, data may not be valid, see twod and todd timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

### Table II. Interrupt Flag<sup>(1,4)</sup>

Left Port					Right Port					
R/₩L	CEL	ŌĒL	A9L-A0L	ĨŇŤ∟	R/WR	CER	ŌĒr	A9R-A0R	ĪNTR	Function
L	L	Х	3FF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	3FE	Х	Set Left INTL Flag
Х	L	L	3FE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES:

1. Assumes  $\overline{\text{BUSY}}_{L} = \overline{\text{BUSY}}_{R} = V_{IH}$ 

2. If  $\overline{\text{BUSY}}_{L} = V_{IL}$ , then No Change.

3. If  $\overline{\text{BUSY}}_{R} = V_{IL}$ , then No Change.

4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

### Table III — Address **BUSY** Arbitration

	In	puts	Out	puts	
<u>₹</u>	<b>CE</b> <sub>R</sub>	Aol-A9l Aor-A9r	BUSYL <sup>(1)</sup>	BUSY <sub>R</sub> (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

#### NOTES:

1. Pins BUSYL and BUSYR are both outputs for IDT71V30. BUSYX outputs on the IDT71V30 are non-tristatable push-pull.

2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either  $\overline{\text{BUSY}}_{L}$  or  $\overline{\text{BUSY}}_{R}$  = LOW will result. BUSYL and  $\overline{\text{BUSY}}_{R}$  outputs can not be LOW simultaneously.

 Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

3741 tbl 15

3741 tbl 14

### **Functional Description**

The IDT71V30 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71V30 has an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE} = V_{H}$ ). When a port is enabled, access to the entire memory array is permitted.

### Interrupts


If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INTL}$ ) is asserted when the right port writes to memory location 3FE (HEX), where a write is defined as the  $\overline{CE} = R/\overline{W} = V_{IL}$  per Truth Table II. The left port clears the interrupt by accessing address location 3FE access with  $\overline{CER} = \overline{OER} = V_{IL}$ ,  $R/\overline{W}$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is asserted when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must access the memory location 3FF. The message (8 bits) at 3FE or 3FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes, and are part of the random access memory. Refer to Table II for the interrupt operation.

### **Busy Logic**

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the SRAM is "Busy". The  $\overline{\text{BUSY}}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a  $\overline{\text{BUSY}}$  indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{\text{BUSY}}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{\text{BUSY}}$  outputs together and use any  $\overline{\text{BUSY}}$  indication as an interrupt source to flag the event of an illegal or illogical operation.

### **Ordering Information**



NOTE:

1. Industrial temperature range is available.

For specific speeds, packages and powers contact your sales office.

### **Datasheet Document History**

12/9/98:	Initiated datasheet document history					
	Converted to new format					
	Cosmetic and typographical corrections					
	Added additional notes to pin configurations					
6/15/99:	Changed drawing format					
8/3/99:	Page 2 Fixed typographical error					
9/1/99:	Removed Preliminary					
11/12/99:	Replaced IDT logo					
1/17/01:	Pages 1 and 2 Moved all of "Description" to page 2 and adjusted page layouts					
	Page 3 Increased storage temperature parameters					
	Clarified TA parameter					
	Page 4 DC Electrical parameters-changed wording from "open" to "disabled"					
	Changed ±200mV to 0mV in notes					



**CORPORATE HEADQUARTERS** 2975 Stender Way Santa Clara, CA 95054

for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com

for Tech Support: 831-754-4613 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.