



# +3.3V, 622Mbps, SDH/SONET 8:1 Serializer with Clock Synthesis and TTL Inputs

MAX3690

## General Description

The MAX3690 serializer is ideal for converting 8-bit-wide, 77Mbps parallel data to 622Mbps serial data in ATM and SDH/SONET applications. Operating from a single +3.3V supply, this device accepts TTL clock and data inputs, and delivers a 3.3V differential PECL serial-data output. A fully integrated PLL synthesizes an internal 622MHz serial clock from a low-speed crystal reference clock (77.76MHz, 51.84MHz, or 38.88MHz).

The MAX3690 is available in the extended-industrial temperature range (-40°C to +85°C) in a 32-pin TQFP package.

## Applications

- 622Mbps SDH/SONET Transmission Systems
- 622Mbps ATM/SONET Access Nodes
- Add/Drop Multiplexers
- Digital Cross Connects

## Features


- ◆ Selectable Reference Clock Frequency: 77.76MHz, 51.84MHz, or 38.88MHz
- ◆ Single +3.3V Supply
- ◆ 77Mbps (8-bit) Parallel to 622Mbps Serial Conversion
- ◆ Clock Synthesis for 622Mbps Serial Data
- ◆ 200mW Power
- ◆ TTL Parallel Clock and Data Inputs
- ◆ Differential 3.3V PECL Serial-Data Output

## Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX3690ECJ	-40°C to +85°C	32 TQFP

Pin Configuration appears at end of data sheet.

## Typical Operating Circuit



# +3.3V, 622Mbps, SDH/SONET 8:1 Serializer with Clock Synthesis and TTL Inputs

## ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)		Continuous Power Dissipation ( $T_A = +85^\circ\text{C}$ )
$V_{CC}$ .....	-0.5V to +5V	TOFP (derate 10.2mW/ $^\circ\text{C}$ above $+85^\circ\text{C}$ ) .....
All Inputs, FIL-, FIL+, PCLKO .....	-0.5V to ( $V_{CC} + 0.5\text{V}$ )	Operating Temperature Range .....
Output Current		Storage Temperature Range .....
PECL Outputs ( $SD_{\pm}$ ) .....	50mA	Lead Temperature (soldering, 10sec) .....

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

( $V_{CC} = +3.0\text{V}$  to  $+3.6\text{V}$ , PECL loads =  $50\Omega \pm 1\%$  to ( $V_{CC} - 2\text{V}$ ),  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3\text{V}$ ,  $T_A = +25^\circ\text{C}$ .)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	$I_{CC}$	PECL outputs unterminated		60	100	mA
CKSET Input Current	$I_{CKSET}$	CKSET = 0 or $V_{CC}$			500	$\mu\text{A}$
<b>PECL OUTPUTS (<math>SD_{\pm}</math>)</b>						
Output High Voltage	$V_{OH}$	$T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$	$V_{CC} - 1.025$	$V_{CC} - 0.88$		V
		$T_A = -40^\circ\text{C}$	$V_{CC} - 1.085$	$V_{CC} - 0.88$		
Output Low Voltage	$V_{OL}$	$T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$	$V_{CC} - 1.81$	$V_{CC} - 1.62$		V
		$T_A = -40^\circ\text{C}$	$V_{CC} - 1.83$	$V_{CC} - 1.555$		
<b>TTL INPUTS AND OUTPUTS (PCLKI, RCLK, PCLKO, PD_)</b>						
Input High Voltage	$V_{IH}$		2.0			V
Input Low Voltage	$V_{IL}$				0.8	V
Input High Current	$I_{IH}$	$V_{IN} = V_{CC}$	-10		10	$\mu\text{A}$
Input Low Current	$I_{IL}$	$V_{IN} = 0$	-10		10	$\mu\text{A}$
Output High Voltage	$V_{OH}$	$I_{OH} = 400\mu\text{A}$	2.4			V
Output Low Voltage	$V_{OL}$	$I_{OL} = -400\mu\text{A}$			0.44	V

## AC ELECTRICAL CHARACTERISTICS

( $V_{CC} = +3.0\text{V}$  to  $+3.6\text{V}$ , PECL loads =  $50\Omega \pm 1\%$  to ( $V_{CC} - 2\text{V}$ ), all TTL thresholds set to  $V_{CC}/2$ ,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise noted. Typical values are at  $V_{CC} = +3.3\text{V}$ ,  $T_A = +25^\circ\text{C}$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Clock Rate	$f_{SCLK}$			622.08		MHz
Parallel Data Setup Time	$t_{SU}$		1200			ps
Parallel Data Hold Time	$t_{H}$		1000			ps
Allowable Parallel Clock Output to Parallel Clock Input Delay	$t_{SKEW}$		0		5.0	ns
Output Random Jitter	$\Phi_0$				11	psRMS
PECL Differential Output Rise/Fall Time	$t_R, t_F$	20% to 80%		200		ps
TTL Output Rise Time	$t_R$	$C_{LOAD} = 15\text{pF}$ , $V_{OUT} = 0.8\text{V}$ to $2.0\text{V}$		650		ns
TTL Output Fall Time	$t_F$	$C_{LOAD} = 15\text{pF}$ , $V_{OUT} = 0.8\text{V}$ to $2.0\text{V}$		550		ns

**Note 1:** AC characteristics guaranteed by design and characterization.







**Note 2:** All TTL thresholds set to  $V_{CC} / 2$ .

# +3.3V, 622Mbps, SDH/SONET 8:1 Serializer with Clock Synthesis and TTL Inputs

## Typical Operating Characteristics

(V<sub>CC</sub> = +3.3V, T<sub>A</sub> = +25°C, unless otherwise noted.)

MAX3690



# +3.3V, 622Mbps, SDH/SONET 8:1 Serializer with Clock Synthesis and TTL Inputs

## Pin Description

PIN	NAME	FUNCTION
1–8	PD0–PD7	TTL Parallel-Data Inputs. Data is clocked in on the PCLKI signal's positive transition.
9, 10, 17, 18, 19, 24, 25, 26, 31, 32	GND	Ground
11	PCLKO	TTL Parallel-Clock Output. Use positive transition of PCLKO to clock the overhead management circuit.
12, 13, 16, 21, 28, 29	VCC	+3.3V Supply Voltage
14	SD-	Inverting PECL Serial-Data Output
15	SD+	Noninverting PECL Serial-Data Output
20	CKSET	Reference Clock Rate Programming Pin. CKSET = open: Reference clock rate = 77.76MHz CKSET = 20k $\Omega$ to GND: Reference clock rate = 51.84MHz CKSET = GND: Reference clock rate = 38.88MHz
22	FIL-	Filter Capacitor Input. Connect a 1 $\mu$ F capacitor between FIL- and VCC.
23	FIL+	Filter Capacitor Input. Connect a 1 $\mu$ F capacitor between FIL+ and VCC.
27	RCLK	TTL Reference-Clock Input. Connect a crystal reference clock (77.76MHz, 51.84MHz or 38.88MHz) to the RCLK input. The active edge is the positive transitioning edge.
30	PCLKI	TTL Parallel-Clock Input. Connect the incoming parallel-data-clock signal to the PCLKI input. The active edge is the positive transitioning edge.

### Detailed Description

The MAX3690 serializer comprises an 8-bit parallel input register, an 8-bit shift register, control and timing logic, a PECL output buffer, TTL input/output buffers, and a frequency-synthesizing PLL (consisting of a phase/frequency detector, loop filter/amplifier, voltage-controlled oscillator, and programmable prescaler). This device converts 8-bit-wide, 77Mbps parallel data to 622Mbps serial data (Figure 1).

The PLL synthesizes an internal 622MHz reference used to clock the output shift register. This clock is generated by locking onto the external crystal reference clock signal (RCLK) operating at either 77.76MHz, 51.84MHz, or 38.88MHz. The incoming par-

allel data is clocked into the MAX3690 on the rising transition of the parallel-clock-input signal (PCLKI). The control and timing logic ensure proper operation if the parallel-input register is latched within a window of time that is defined with respect to the parallel-clock-output signal (PCLKO). PCLKO is the synthesized 622MHz internal serial-clock signal divided by eight. Parallel-clock output to parallel-clock-input delay (skew) must be observed. Figure 2 shows the timing diagram.

### PECL Outputs

The serial-data PECL outputs (SD+, SD-) require 50 $\Omega$  DC termination to (VCC - 2V). See the *Alternative PECL-Output Termination* section.

# +3.3V, 622Mbps, SDH/SONET 8:1 Serializer with Clock Synthesis and TTL Inputs

MAX3690




Figure 1. Functional Diagram




Figure 2. Timing Diagram

# +3.3V, 622Mbps, SDH/SONET 8:1 Serializer with Clock Synthesis and TTL Inputs

## Applications Information

### Alternative PECL-Output Termination

Figure 3 shows alternative PECL-output-termination methods. Use Thevenin-equivalent termination when a  $(V_{CC} - 2V)$  termination voltage is not available. If AC coupling is necessary, be sure that the coupling capacitor is placed following the  $50\Omega$  or Thevenin-equivalent DC termination.

### Layout Techniques

For best performance, use good high-frequency layout techniques. Filter voltage supplies and keep ground connections short. Use multiple vias where possible. Also, use controlled-impedance transmission lines to interface with the MAX3690 data outputs.





Figure 3. Alternative PECL-Output Termination

# +3.3V, 622Mbps, SDH/SONET 8:1 Serializer with Clock Synthesis and TTL Inputs

## Pin Configuration



MAX3690

# +3.3V, 622Mbps, SDH/SONET 8:1 Serializer with Clock Synthesis and TTL Inputs

## Package Information

JEDEC VARIATION						
	BC		BE		BJ	
	32 LEAD		48 LEAD		64 LEAD	
	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
A	---	1.60	---	1.60	---	1.60
A1	0.05	0.15	0.05	0.15	0.05	0.15
A2	1.35	1.45	1.35	1.45	1.35	1.45
D	8.90	9.10	8.90	9.10	12.00	BSC.
D1	7.00	BSC.	7.00	BSC.	10.00	BSC.
E	8.90	9.10	8.90	9.10	12.00	BSC.
E1	7.00	BSC.	7.00	BSC.	10.00	BSC.
e	0.8	BSC.	0.5	BSC.	0.5	BSC.
L	0.45	0.75	0.45	0.75	0.45	0.75
b	0.30	0.45	0.17	0.27	0.17	0.27
c	0.09	0.20	0.09	0.20	0.09	0.20
α	0°	7°	0°	7°	0°	7°

**NOTES:**  
 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5-1982.  
 2. CONTROLLING DIMENSION: MILLIMETER.  
 3. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATIONS BC, BE AND BJ.

**MAXIM**  
 PROPRIETARY INFORMATION  
 TITLE: PACKAGE OUTLINE, TQFP  
 APPROVAL: \_\_\_\_\_ DOCUMENT CONTROL NO: 21-0054 REV: C 1/1

TOP/POLEFS

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

8 \_\_\_\_\_ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600