

\* This is advanced information and specifications are subject to change without notice.

1,048,576 WORD x 4 BIT DYNAMIC RAM

DESCRIPTION

The TC514402J/Z is the new generation dynamic RAM organized 1,048,576 words by 4 bits. The TC514402J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514402J/Z to be packaged in a standard 26/20 pin plastic SOJ and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 1,048,576 word by 4 bit organization
- Fast access time and cycle time

		TC514402J/Z-80/-10	
t <sub>RAC</sub>	RAS Access Time	80ns	100ns
t <sub>AA</sub>	Column Address Access Time	40ns	50ns
t <sub>CAC</sub>	CS Access Time	20ns	25ns
t <sub>RC</sub>	Cycle Time	150ns	180ns
t <sub>SC</sub>	Static Column Mode Cycle Time	45ns	55ns

- Single power supply of 5V±10% with a built-in V<sub>BB</sub> generator

- Low Power  
578mW MAX. Operating (TC514402J/Z-80)  
495mW MAX. Operating (TC514402J/Z-10)  
5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CS before RAS refresh, RAS-only refresh, Hidden refresh and Static Column Mode capability
- All inputs and outputs TTL compatible
- 1024 refresh cycles/16ms
- Package Plastic SOJ: TC514402J  
Plastic ZIP: TC514402Z


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A9	Address Inputs
RAS	Row Address Strobe
CS	Chip Select
WRITE	Read/Write Input
OE	Output Enable
I/O1 ~ I/O4	Data Input/Output
VCC	Power (+5V)
VSS	Ground

BLOCK DIAGRAM



# TC514402J/Z-80

# TC514402J/Z-10

## ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTE
Input Voltage	V <sub>IN</sub>	-1 ~ 7	V	1
Output Voltage	V <sub>OUT</sub>	-1 ~ 7	V	1
Power Supply Voltage	V <sub>CC</sub>	-1 ~ 7	V	1
Operating Temperature	T <sub>OPR</sub>	0 ~ 70	°C	1
Storage Temperature	T <sub>STG</sub>	-55 ~ 150	°C	1
Soldering Temperature • Time	T <sub>SOLDER</sub>	260 • 10	°C • sec	1
Power Dissipation	P <sub>D</sub>	600	mW	1
Short Circuit Output Current	I <sub>OUT</sub>	50	mA	1

## RECOMMENDED DC OPERATING CONDITIONS (T<sub>a</sub>=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V	2
V <sub>IH</sub>	Input High Voltage	2.4	-	6.5	V	2
V <sub>IL</sub>	Input Low Voltage	-1.0	-	0.8	V	2

## DC ELECTRICAL CHARACTERISTICS (V<sub>CC</sub>=5V±10%, T<sub>a</sub>=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I <sub>CC1</sub>	OPERATING CURRENT Average Power Supply Operating Current ( $\overline{RAS}$ , $\overline{CS}$ , Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC514402J /Z-80	-	105	mA	3,4,5
		TC514402J /Z-10	-	90		
I <sub>CC2</sub>	STANDBY CURRENT Power Supply Standby Current ( $\overline{RAS}=\overline{CS}=V_{IH}$ )	-	2	mA		
I <sub>CC3</sub>	$\overline{RAS}$ ONLY REFRESH CURRENT Average Power Supply Current, $\overline{RAS}$ Only Mode ( $\overline{RAS}$ Cycling, $\overline{CS}=V_{IH}$ : t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC514402J /Z-80	-	105	mA	3,5
		TC514402J /Z-10	-	90		
I <sub>CC4</sub>	STATIC COLUMN MODE CURRENT Average Power Supply Current, Static Column Mode ( $\overline{RAS}=\overline{CS}=V_{IL}$ , Address Cycling: t <sub>SC</sub> =t <sub>SC</sub> MIN.)	TC514402J /Z-80	-	85	mA	3,4,5
		TC514402J /Z-10	-	75		
I <sub>CC5</sub>	STANDBY CURRENT Power Supply Standby Current ( $\overline{RAS}=\overline{CS}=V_{CC}-0.2V$ )	-	1	mA		
I <sub>CC6</sub>	$\overline{CS}$ BEFORE $\overline{RAS}$ REFRESH CURRENT Average Power Supply Current, $\overline{CS}$ Before $\overline{RAS}$ Mode ( $\overline{RAS}$ , $\overline{CS}$ Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC514402J /Z-80	-	105	mA	3
		TC514402J /Z-10	-	90		
I <sub>I(L)</sub>	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V ≤ V <sub>IN</sub> ≤ 6.5V, All Other Pins not under Test=0V)	-10	10	μA		
I <sub>O(L)</sub>	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, 0V ≤ V <sub>OUT</sub> ≤ 5.5V)	-10	10	μA		
V <sub>OH</sub>	OUTPUT LEVEL Output "H" Level Voltage (I <sub>OUT</sub> =-5mA)	2.4	-	V		
V <sub>OL</sub>	OUTPUT LEVEL Output "L" Level Voltage (I <sub>OUT</sub> =4.2mA)	-	0.4	V		

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

( $V_{CC}=5V\pm 10\%$ ,  $T_a=0\sim 70^\circ C$ ) (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC514402J/Z -80		TC514402J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
$t_{RC}$	Random Read or Write Cycle Time	150	-	180	-	ns	
$t_{RMW}$	Read-Modify-Write Cycle Time	205	-	245	-	ns	
$t_{SC}$	Static Column Mode Cycle Time	45	-	55	-	ns	
$t_{SRMW}$	Static Column Mode Read-Modify-Write Cycle Time	110	-	135	-	ns	
$t_{RAC}$	Access Time from $\overline{RAS}$	-	80	-	100	ns	9,14,15
$t_{CAC}$	Access Time from $\overline{CS}$	-	20	-	25	ns	9,14
$t_{AA}$	Access Time from Column Address	-	40	-	50	ns	9,15
$t_{ALW}$	Access Time from Last Write	-	75	-	95	ns	9,16
$t_{CLZ}$	$\overline{CAS}$ to Output in Low-Z	0	-	0	-	ns	9
$t_{OFF}$	Output Buffer Turn-off Delay	0	20	0	20	ns	10
$t_{AOH}$	Output Data Hold Time from Column Address	5	-	5	-	ns	
$t_{OW}$	Output Data Enable Time from $\overline{WRITE}$	-	25	-	30	ns	
$t_T$	Transition Time (Rise and Fall)	3	50	3	50	ns	8
$t_{RP}$	$\overline{RAS}$ Precharge Time	60	-	70	-	ns	
$t_{RAS}$	$\overline{RAS}$ Pulse Width	80	10,000	100	10,000	ns	
$t_{RASC}$	$\overline{RAS}$ Pulse Width (Static Column Mode)	80	200,000	100	200,000	ns	
$t_{RSH}$	$\overline{RAS}$ Hold Time	20	-	25	-	ns	
$t_{CSH}$	$\overline{CS}$ Hold Time	80	-	100	-	ns	
$t_{CS}$	$\overline{CS}$ Pulse Width	20	10,000	25	10,000	ns	
$t_{CSC}$	$\overline{CS}$ Pulse Width (Static Column Mode)	20	200,000	25	200,000	ns	
$t_{RCD}$	$\overline{RAS}$ to $\overline{CS}$ Delay Time	20	60	25	75	ns	14
$t_{RAD}$	$\overline{RAS}$ to Column Address Delay Time	15	40	20	50	ns	15
$t_{CRP}$	$\overline{CS}$ to $\overline{RAS}$ Precharge Time	5	-	10	-	ns	
$t_{CP}$	$\overline{CS}$ Precharge Time	10	-	10	-	ns	
$t_{ASR}$	Row Address Set-Up Time	0	-	0	-	ns	
$t_{RAH}$	Row Address Hold Time	10	-	15	-	ns	
$t_{ASC}$	Column Address Set-Up Time	0	-	0	-	ns	
$t_{CAH}$	Column Address Hold Time	15	-	20	-	ns	
$t_{AWR}$	Write Address Hold Time referenced to $\overline{RAS}$	60	-	75	-	ns	
$t_{AR}$	Column Address Hold Time referenced to $\overline{RAS}$	90	-	115	-	ns	
$t_{RAL}$	Column Address to $\overline{RAS}$ Lead Time	40	-	50	-	ns	

**TC514402J/Z-80**  
**TC514402J/Z-10**

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514402J/Z -80		TC514402J/Z -10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.		
t <sub>AH</sub>	Column Address Hold Time referenced to $\overline{\text{RAS}}$ Rise	5	-	10	-	ns	17
t <sub>LWAD</sub>	Last Write to Column Address Delay Time	20	35	25	45	ns	16
t <sub>AHLW</sub>	Last Write to Column Address Hold Time	75	-	95	-	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	-	0	-	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	ns	11
t <sub>RRH</sub>	Read Command Hold Time referenced to $\overline{\text{RAS}}$	0	-	0	-	ns	11
t <sub>WCH</sub>	Write Command Hold Time	15	-	20	-	ns	
t <sub>WCR</sub>	Write Command Hold Time referenced to $\overline{\text{RAS}}$	60	-	75	-	ns	
t <sub>WP</sub>	Write Command Pulse Width	15	-	20	-	ns	
t <sub>WI</sub>	WRITE Inactive Time	10	-	10	-	ns	
t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	20	-	25	-	ns	
t <sub>CWL</sub>	Write Command to $\overline{\text{CS}}$ Lead Time	20	-	25	-	ns	
t <sub>DS</sub>	Data Set-Up Time	0	-	0	-	ns	12
t <sub>DH</sub>	Data Hold Time	15	-	20	-	ns	12
t <sub>DHR</sub>	Data Hold Time referenced to $\overline{\text{RAS}}$	60	-	75	-	ns	
t <sub>REF</sub>	Refresh Period	-	16	-	16	ms	
t <sub>WCS</sub>	Write Command Set-Up Time	0	-	0	-	ns	13
t <sub>CWD</sub>	$\overline{\text{CS}}$ to $\overline{\text{WRITE}}$ Delay Time	50	-	65	-	ns	13
t <sub>RWD</sub>	$\overline{\text{RAS}}$ to $\overline{\text{WRITE}}$ Delay Time	110	-	135	-	ns	13
t <sub>AWD</sub>	Column Address to $\overline{\text{WRITE}}$ Delay Time	70	-	85	-	ns	13
t <sub>CSR</sub>	$\overline{\text{CS}}$ Set-Up Time ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ Cycle)	5	-	5	-	ns	
t <sub>CHR</sub>	$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ Cycle)	15	-	20	-	ns	
t <sub>RPC</sub>	$\overline{\text{RAS}}$ to $\overline{\text{CS}}$ Precharge Time	0	-	0	-	ns	
t <sub>CPT</sub>	$\overline{\text{CS}}$ Precharge Time ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle)	40	-	50	-	ns	
t <sub>ROH</sub>	$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	10	-	20	-	ns	
t <sub>OEA</sub>	$\overline{\text{OE}}$ Access Time	-	20	-	25	ns	
t <sub>OED</sub>	$\overline{\text{OE}}$ to Data Delay	20	-	25	-	ns	
t <sub>OEZ</sub>	Output Buffer Turn Off Delay Time from $\overline{\text{OE}}$	0	20	0	20	ns	10
t <sub>OEH</sub>	$\overline{\text{OE}}$ Command Hold Time	20	-	25	-	ns	
t <sub>WTS</sub>	Write Command Set-Up Time (Test Mode In)	10	-	10	-	ns	
t <sub>WTH</sub>	Write Command Hold Time (Test Mode In)	10	-	10	-	ns	
t <sub>WRP</sub>	$\overline{\text{WRITE}}$ to $\overline{\text{RAS}}$ Precharge Time ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ Cycle)	10	-	10	-	ns	
t <sub>WRH</sub>	$\overline{\text{WRITE}}$ to $\overline{\text{RAS}}$ Hold Time ( $\overline{\text{CS}}$ before $\overline{\text{RAS}}$ Cycle)	10	-	10	-	ns	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

( $V_{CC}=5V\pm 10\%$ ,  $T_a=0\sim 70^\circ C$ ) (Notes 6, 7, 8)

SYMBOL	PARAMETER	TC514402J/Z -80		TC514402J/Z -10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.		
$t_{RC}$	Random Read or Write Cycle Time	155	-	185	-	ns	
$t_{SC}$	Static Column Mode Cycle Time	50	-	60	-	ns	
$t_{RAC}$	Access Time from $\overline{RAS}$	-	85	-	105	ns	9,14,15
$t_{CAC}$	Access Time from $\overline{CS}$	-	25	-	30	ns	9,14
$t_{AA}$	Access Time from Column Address	-	45	-	55	ns	9,15
$t_{RAS}$	$\overline{RAS}$ Pulse Width	85	10,000	105	10,000	ns	
$t_{RASC}$	$\overline{TAS}$ Pulse Width (Static Column Mode)	85	200,000	105	200,000	ns	
$t_{RSH}$	$\overline{TAS}$ Hold Time	25	-	30	-	ns	
$t_{CSH}$	$\overline{CS}$ Hold Time	85	-	105	-	ns	
$t_{CS}$	$\overline{CS}$ Pulse Width	25	10,000	30	10,000	ns	
$t_{CSC}$	$\overline{CS}$ Pulse Width (Static Column Mode)	25	200,000	30	200,000	ns	
$t_{RAL}$	Column Address to $\overline{RAS}$ Lead Time	45	-	55	-	ns	

# TC514402J/Z-80

# TC514402J/Z-10


CAPACITANCE ( $V_{CC}=5V\pm 10\%$ ,  $f=1\text{MHz}$ ,  $T_a=0\sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{I1}$	Input Capacitance (A0 ~ A9)	-	5	pF
$C_{I2}$	Input Capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CS}}$ , $\overline{\text{WRITE}}$ , $\overline{\text{OE}}$ )	-	7	
$C_O$	Input Output Capacitance (I/O1 ~ I/O4)	-	7	


NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to  $V_{SS}$ .
3.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC6}$  depend on cycle rate.
4.  $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.
5. Column address can be changed once or less while  $\overline{\text{RAS}}=V_{IL}$ .
6. An initial pause of  $200\mu\text{s}$  is required after power-up followed by 8  $\overline{\text{RAS}}$  only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8  $\overline{\text{CS}}$  before  $\overline{\text{RAS}}$  refresh cycles instead of 8  $\overline{\text{RAS}}$  only refresh cycles are required.
7. AC measurements assume  $t_T=5\text{ns}$ .
8.  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
9. Measured with a load equivalent to 2 TTL loads and  $100\text{pF}$ .
10.  $t_{OFF}(\text{max.})$  and  $t_{OEZ}(\text{max.})$  define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
11. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
12. These parameters are referenced to  $\overline{\text{CS}}$  leading edge in early write cycles and to  $\overline{\text{WRITE}}$  leading edge in Read-Modify-Write cycles.
13.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS}\geq t_{WCS}(\text{min.})$ , the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If  $t_{RWD}\geq t_{RWD}(\text{min.})$ ,  $t_{CWD}\geq t_{CWD}(\text{min.})$  and  $t_{AWD}\geq t_{AWD}(\text{min.})$ , the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the  $t_{RCD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled by  $t_{CAC}$ .
15. Operation within the  $t_{RAD}(\text{max.})$  limit insures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled by  $t_{AA}$ .
16. Operation within the  $t_{LWAD}(\text{max.})$  limit insures that  $t_{ALW}(\text{max.})$  can be met.  $t_{LWAD}(\text{max.})$  is specified as a reference point only: If  $t_{LWAD}$  is greater than the specified  $t_{LWAD}(\text{max.})$  limit, then access time is controlled exclusively by  $t_{AA}$ .
17.  $t_{AH}$  is the condition to latch column address when  $\overline{\text{RAS}}$  has risen up.

READ CYCLE




WRITE CYCLE (EARLY WRITE)








STATIC COLUMN MODE READ CYCLE




TC514402J/Z-80  
TC514402J/Z-10


STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)



STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE)




STATIC COLUMN MODE READ-MODIFY-WRITE CYCLE




**TC514402J/Z-80**  
**TC514402J/Z-10**

STATIC COLUMN MODE READ/WRITE MIXED CYCLE




▨ : "H" or "L"

RAS ONLY REFRESH CYCLE




CS BEFORE RAS REFRESH CYCLE




TC514402J/Z-80  
TC514402J/Z-10

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)



# TC514402J/Z-80


# TC514402J/Z-10

## CS BEFORE RAS REFRESH COUNTER TEST CYCLE





WRITE,  $\overline{CS}$  BEFORE  $\overline{RAS}$  REFRESH CYCLE




Note:  $\overline{OE}$ , A0 ~ A9: "H" or "L"

▨ : "H" or "L"



STATIC COLUMN MODE READ CYCLE IN THE TEST MODE




Note:  $\overline{OE} = "L"$


 : 'H' or 'L'

TC514402J/Z-80  
 TC514402J/Z-10

STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE) IN THE TEST MODE



STATIC COLUMN MODE WRITE CYCLE (EARLY WRITE) IN THE TEST MODE



## TEST MODE

The TC514402J/Z is the RAM organized 1,048,576 words by 4 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. AOC is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". Fig. 1 shows the block diagram of TC514402J/Z. In "Test Mode", the  $1M \times 4$  DRAM can be tested as if it were a  $512K \times 4$  DRAM.

" $\overline{\text{WRITE}}$ ,  $\overline{\text{CS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle" puts the device into "Test Mode". And " $\overline{\text{CS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle" or " $\overline{\text{RAS}}$  Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, " $\overline{\text{WRITE}}$ ,  $\overline{\text{CS}}$  Before  $\overline{\text{RAS}}$  Refresh Cycle" performs the refresh operation with the internal refresh address counter. The "Test Mode" function reduces test times (1/2 in case of N test pattern).

BLOCK DIAGRAM IN THE TEST MODE




Fig. 1