

* This is advanced information and specifications are subject to change without notice.

1,048,576 WORD x 4 BIT DYNAMIC RAM

DESCRIPTION

The TC514410J/Z is the new generation dynamic RAM organized 1,048,576 words by 4 bits. The TC514410J/Z utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514410J/Z to be packaged in a standard 26/20 pin plastic SOJ and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.


FEATURES

- 1,048,576 word by 4 bit organization
- Fast access time and cycle time
- Low Power
 - 578mW MAX. Operating (TC514410J/Z-80)
 - 495mW MAX. Operating (TC514410J/Z-10)
 - 5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh, Hidden refresh, Write Per Bit and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 1024 refresh cycles/16ms
- Package Plastic SOJ: TC514410J
Plastic ZIP: TC514410Z

| | | TC514410J/Z-80/-10 | |
|------------------|-------------------------------------|--------------------|-------|
| t_{RAC} | $\overline{\text{RAS}}$ Access Time | 80ns | 100ns |
| t_{AA} | Column Address Access Time | 40ns | 50ns |
| t_{CAC} | $\overline{\text{CAS}}$ Access Time | 20ns | 25ns |
| t_{RC} | Cycle Time | 150ns | 180ns |
| t_{PC} | Fast Page Mode Cycle Time | 50ns | 60ns |

- Single power supply of 5V±10% with a built-in VBB generator


PIN CONNECTION (TOP VIEW)



PIN NAMES

| | |
|---|-----------------------------------|
| A0 ~ A9 | Address Inputs |
| $\overline{\text{RAS}}$ | Row Address Strobe |
| $\overline{\text{CAS}}$ | Column Address Strobe |
| $\overline{\text{WB}}/\overline{\text{WE}}$ | Write Per Bit/Read/Write Input |
| $\overline{\text{OE}}$ | Output Enable |
| W1/I01 ~ W4/I04 | Write Selection/Data Input/Output |
| VCC | Power (+5V) |
| VSS | Ground |

BLOCK DIAGRAM



TC514410J/Z-80

TC514410J/Z-10

ABSOLUTE MAXIMUM RATINGS

| ITEM | SYMBOL | RATING | UNITS | NOTE |
|------------------------------|---------------------|---------|--------|------|
| Input Voltage | V _{IN} | -1~7 | V | 1 |
| Output Voltage | V _{OUT} | -1~7 | V | 1 |
| Power Supply Voltage | V _{CC} | -1~7 | V | 1 |
| Operating Temperature | T _{OPR} | 0~70 | °C | 1 |
| Storage Temperature | T _{STG} | -55~150 | °C | 1 |
| Soldering Temperature·Time | T _{SOLDER} | 260·10 | °C·sec | 1 |
| Power Dissipation | P _D | 600 | mW | 1 |
| Short Circuit Output Current | I _{OUT} | 50 | mA | 1 |

RECOMMENDED DC OPERATING CONDITIONS (T_a=0~70°C)

| SYMBOL | PARAMETER | MIN. | TYP. | MAX. | UNIT | NOTE |
|-----------------|--------------------|------|------|------|------|------|
| V _{CC} | Supply Voltage | 4.5 | 5.0 | 5.5 | V | 2 |
| V _{IH} | Input High Voltage | 2.4 | - | 6.5 | V | 2 |
| V _{IL} | Input Low Voltage | -1.0 | - | 0.8 | V | 2 |

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, T_a=0~70°C)

| SYMBOL | PARAMETER | MIN. | MAX. | UNITS | NOTES | |
|-------------------|--|----------------|------|-------|-------|-------|
| I _{CC1} | OPERATING CURRENT Average Power Supply Operating Current ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address Cycling: t _{RC} =t _{RC} MIN.) | TC514410J/Z-80 | - | 105 | mA | 3,4,5 |
| | | TC514410J/Z-10 | - | 90 | | |
| I _{CC2} | STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{IH}$) | - | 2 | mA | | |
| I _{CC3} | $\overline{\text{RAS}}$ ONLY REFRESH CURRENT Average Power Supply Current, $\overline{\text{RAS}}$ Only Mode ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}=V_{IH}$: t _{RC} =t _{RC} MIN.) | TC514410J/Z-80 | - | 105 | mA | 3,5 |
| | | TC514410J/Z-10 | - | 90 | | |
| I _{CC4} | FAST PAGE MODE CURRENT Average Power Supply Current, Fast Page Mode ($\overline{\text{RAS}}=V_{IL}$, $\overline{\text{CAS}}$, Address Cycling: t _{PC} =t _{PC} MIN.) | TC514410J/Z-80 | - | 75 | mA | 3,4,5 |
| | | TC514410J/Z-10 | - | 65 | | |
| I _{CC5} | STANDBY CURRENT Power Supply Standby Current ($\overline{\text{RAS}}=\overline{\text{CAS}}=V_{CC}-0.2V$) | - | 1 | mA | | |
| I _{CC6} | $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CURRENT Average Power Supply Current, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Mode ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling: t _{RC} =t _{RC} MIN.) | TC514410J/Z-80 | - | 105 | mA | 3 |
| | | TC514410J/Z-10 | - | 90 | | |
| I _{I(L)} | INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V≤V _{IN} ≤6.5V, All Other Pins Not Under Test=0V) | -10 | 10 | μA | | |
| I _{O(L)} | OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, 0V≤V _{OUT} ≤5.5V) | -10 | 10 | μA | | |
| V _{OH} | OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} =-5mA) | 2.4 | - | V | | |
| V _{OL} | OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA) | - | 0.4 | V | | |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 6, 7, 8)

| SYMBOL | PARAMETER | TC514410J/Z -80 | | TC514410J/Z -10 | | UNIT | NOTES |
|------------|--|--------------------|---------|--------------------|---------|------|---------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| t_{RC} | Random Read or Write Cycle Time | 150 | - | 180 | - | ns | |
| t_{RMW} | Read-Modify-Write Cycle Time | 205 | - | 245 | - | ns | |
| t_{PC} | Fast Page Mode Cycle Time | 50 | - | 60 | - | ns | |
| t_{PRMW} | Fast Page Mode Read-Modify-Write Cycle Time | 105 | - | 125 | - | ns | |
| t_{RAC} | Access Time from \overline{RAS} | - | 80 | - | 100 | ns | 9,14,15 |
| t_{CAC} | Access Time from \overline{CAS} | - | 20 | - | 25 | ns | 9,14 |
| t_{AA} | Access Time from Column Address | - | 40 | - | 50 | ns | 9,15 |
| t_{CPA} | Access Time from \overline{CAS} Precharge | - | 45 | - | 55 | ns | 9 |
| t_{CLZ} | \overline{CAS} to Output in Low-Z | 0 | - | 0 | - | ns | 9 |
| t_{OFF} | Output Buffer Turn-off Delay | 0 | 20 | 0 | 20 | ns | 10 |
| t_T | Transition Time (Rise and Fall) | 3 | 50 | 3 | 50 | ns | 8 |
| t_{RP} | \overline{RAS} Precharge Time | 60 | - | 70 | - | ns | |
| t_{RAS} | \overline{RAS} Pulse Width | 80 | 10,000 | 100 | 10,000 | ns | |
| t_{RASP} | \overline{RAS} Pulse Width (Fast Page Mode) | 80 | 200,000 | 100 | 200,000 | ns | |
| t_{RSH} | \overline{RAS} Hold Time | 20 | - | 25 | - | ns | |
| t_{CSH} | \overline{CAS} Hold Time | 80 | - | 100 | - | ns | |
| t_{RHCP} | \overline{CAS} Precharge to \overline{RAS} Hold Time | 45 | - | 55 | - | ns | |
| t_{CAS} | \overline{CAS} Pulse Width | 20 | 10,000 | 25 | 10,000 | ns | |
| t_{RCD} | \overline{RAS} to \overline{CAS} Delay Time | 20 | 60 | 25 | 75 | ns | 14 |
| t_{RAD} | \overline{RAS} to Column Address Delay Time | 15 | 40 | 20 | 50 | ns | 15 |
| t_{CRP} | \overline{CAS} to \overline{RAS} Precharge Time | 5 | - | 10 | - | ns | |
| t_{CP} | \overline{CAS} Precharge Time | 10 | - | 10 | - | ns | |
| t_{ASR} | Row Address Set-Up Time | 0 | - | 0 | - | ns | |
| t_{RAH} | Row Address Hold Time | 10 | - | 15 | - | ns | |
| t_{ASC} | Column Address Set-Up Time | 0 | - | 0 | - | ns | |
| t_{CAH} | Column Address Hold Time | 15 | - | 20 | - | ns | |
| t_{AR} | Column Address Hold Time referenced to \overline{RAS} | 60 | - | 75 | - | ns | |
| t_{RAL} | Column Address to \overline{RAS} Lead Time | 40 | - | 50 | - | ns | |
| t_{RCS} | Read Command Set-Up Time | 0 | - | 0 | - | ns | |
| t_{RCH} | Read Command Hold Time | 0 | - | 0 | - | ns | 11 |
| t_{RRH} | Read Command Hold Time referenced to \overline{RAS} | 0 | - | 0 | - | ns | 11 |
| t_{WCH} | Write Command Hold Time | 15 | - | 20 | - | ns | |
| t_{WCR} | Write Command Hold Time referenced to \overline{RAS} | 60 | - | 75 | - | ns | |
| t_{WP} | Write Command Pulse Width | 15 | - | 20 | - | ns | |

TC514410J/Z-80
TC514410J/Z-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

| SYMBOL | PARAMETER | TC514410J/Z -80 | | TC514410J/Z -10 | | UNITS | NOTES |
|----------------------------|---|--------------------|------|--------------------|------|-------|-------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| t _{RWL} | Write Command to $\overline{\text{RAS}}$ Lead Time | 20 | - | 25 | - | ns | |
| t _{CWL} | Write Command to $\overline{\text{CAS}}$ Lead Time | 20 | - | 25 | - | ns | |
| t _{D_S} | Data Set-Up Time | 0 | - | 0 | - | ns | 12 |
| t _{DH} | Data Hold Time | 15 | - | 20 | - | ns | 12 |
| t _{DHR} | Data Hold Time referenced to $\overline{\text{RAS}}$ | 60 | - | 75 | - | ns | |
| t _{REF} | Refresh Period | - | 16 | - | 16 | ms | |
| t _{WCS} | Write Command Set-Up Time | 0 | - | 0 | - | ns | 13 |
| t _{CWD} | $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time | 50 | - | 60 | - | ns | 13 |
| t _{RWD} | $\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time | 110 | - | 135 | - | ns | 13 |
| t _{CPWD} | $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time (Fast Page Mode) | 75 | - | 90 | - | ns | 13 |
| t _{AWD} | Column Address to $\overline{\text{WE}}$ Delay Time | 70 | - | 85 | - | ns | 13 |
| t _{CSR} | $\overline{\text{CAS}}$ Set-Up Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle) | 5 | - | 5 | - | ns | |
| t _{CHR} | $\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle) | 15 | - | 20 | - | ns | |
| t _{RPC} | $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time | 0 | - | 0 | - | ns | |
| t _{CPT} | $\overline{\text{CAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle) | 40 | - | 50 | - | ns | |
| t _{ROH} | $\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$ | 10 | - | 20 | - | ns | |
| t _{OEA} | $\overline{\text{OE}}$ Access Time | - | 20 | - | 25 | ns | |
| t _{OED} | $\overline{\text{OE}}$ to Data Delay | 20 | - | 25 | - | ns | |
| t _{OEZ} | Output Buffer Turn Off Delay Time from $\overline{\text{OE}}$ | 0 | 20 | 0 | 20 | ns | 10 |
| t _{OEH} | $\overline{\text{OE}}$ Command Hold Time | 20 | - | 25 | - | ns | |
| t _{WBS} | Write Per Bit Set-Up Time | 0 | - | 0 | - | ns | |
| t _{WBH} | Write Per Bit Hold Time | 10 | - | 10 | - | ns | |
| t _{WDS} | Write Per Bit Selection Set-Up Time | 0 | - | 0 | - | ns | |
| t _{WDH} | Write Per Bit Selection Hold Time | 10 | - | 10 | - | ns | |
| t _{WTS} | Write Command Set-Up Time (Test Mode In) | 10 | - | 10 | - | ns | |
| t _{WTH} | Write Command Hold Time (Test Mode In) | 10 | - | 10 | - | ns | |
| t _{WRP} | $\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle) | 10 | - | 10 | - | ns | |
| t _{WRH} | $\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle) | 10 | - | 10 | - | ns | |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS IN THE TEST MODE

($V_{CC}=5V\pm 10\%$, $T_a=0\sim 70^\circ C$) (Notes 6,7,8)



| SYMBOL | PARAMETER | TC514410J/Z -80 | | TC514410J/Z -10 | | UNIT | NOTES |
|------------|--|--------------------|---------|--------------------|---------|------|---------|
| | | MIN. | MAX. | MIN. | MAX. | | |
| t_{RC} | Random Read or Write Cycle Time | 155 | - | 185 | - | ns | |
| t_{PC} | Fast Page Mode Cycle Time | 55 | - | 65 | - | ns | |
| t_{RAC} | Access Time from \overline{RAS} | - | 85 | - | 105 | ns | 9,14,15 |
| t_{CAC} | Access Time from \overline{CAS} | - | 25 | - | 30 | ns | 9,14 |
| t_{AA} | Access Time from Column Address | - | 45 | - | 55 | ns | 9,15 |
| t_{CPA} | Access Time from \overline{CAS} Precharge | - | 50 | - | 60 | ns | 9 |
| t_{RAS} | \overline{RAS} Pulse Width | 85 | 10,000 | 105 | 10,000 | ns | |
| t_{RASP} | \overline{RAS} Pulse Width (Fast Page Mode) | 85 | 200,000 | 105 | 200,000 | ns | |
| t_{RSH} | \overline{RAS} Hold Time | 25 | - | 30 | - | ns | |
| t_{CSH} | \overline{CAS} Hold Time | 85 | - | 105 | - | ns | |
| t_{RHCP} | \overline{CAS} Precharge to \overline{RAS} Hold Time | 50 | | 60 | | ns | |
| t_{CAS} | \overline{CAS} Pulse Width | 25 | 10,000 | 30 | 10,000 | ns | |
| t_{RAL} | Column Address to \overline{RAS} Lead Time | 45 | - | 55 | - | ns | |

CAPACITANCE ($V_{CC}=5V\pm 10\%$, $f=1MHz$, $T_a=0\sim 70^\circ C$)

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
|----------|--|------|------|------|
| C_{I1} | Input Capacitance (A0~A9) | - | 5 | pF |
| C_{I2} | Input Capacitance (\overline{RAS} , \overline{CAS} , $\overline{WB/WE}$, \overline{OE}) | - | 7 | pF |
| C_O | Input/Output Capacitance (W1/I01~W4/I04) | - | 7 | pF |


NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. Column Address can be changed once or less while $\overline{RAS}=V_{IL}$ and $\overline{CAS}=V_{IH}$.
6. An initial pause of 200 μs is required after power-up followed by 8 \overline{RAS} only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} refresh cycles instead of 8 \overline{RAS} only refresh cycles are required.
7. AC measurements assume $t_T=5$ ns.
8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. Measured with a load equivalent to 2 TTL loads and 100 pF.
10. t_{OFF} (max.) and t_{OEZ} (max.) define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to $(\overline{WB}/)\overline{WE}$ leading edge in read-modify-write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}$ (min.) the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}$ (min.), $t_{CWD} \geq t_{CWD}$ (min.), $t_{AWD} \geq t_{AWD}$ (min.) and $t_{CPWD} \geq t_{CPWD}$ (min.), the cycle is a read-modify-write cycle and data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC} .
15. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .




TC514410J/Z-80 TC514410J/Z-10


WRITE CYCLE (\overline{OE} CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE




FAST PAGE MODE WRITE CYCLE




TC514410J/Z-80 TC514410J/Z-10

FAST PAGE MODE READ-MODIFY-WRITE CYCLE




$\overline{\text{RAS}}$ ONLY REFRESH CYLCE



Note: $\overline{\text{WB}}/\overline{\text{WE}}$, $\overline{\text{OE}} = \text{"H" or "L"}$

: "H" or "L"

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYLCE




Note: D_{IN} , $\overline{\text{OE}}$, $A0 \sim A9 = \text{"H" or "L"}$

: "H" or "L"

TC514410J/Z-80
TC514410J/Z-10


HIDDEN REFRESH CYCLE (READ)



Note: $D_{IN} = OPEN$

▨ : "H" or "L"


HIDDEN REFRESH CYCLE (WRITE)




Note: D_{OUT}=OPEN


TC514410J/Z-80
TC514410J/Z-10

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




\overline{WE} , \overline{CAS} BEFORE \overline{RAS} REFRESH CYCLE




Note: D_{IN} , \overline{OE} , $A0 \sim A9$ = "H" or "L"  : "H" or "L"

TC514410J/Z-80
TC514410J/Z-10

READ CYCLE IN THE TEST MODE



WRITE CYCLE (EARLY WRITE) IN THE TEST MODE



TC514410J/Z-80

TC514410J/Z-10

APPLICATION INFORMATION

ADDRESSING

The 20 address bits required to decode 1 of the 1,048,576 cell locations within the TC514410J/Z are multiplexed onto the 10 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row address Strobe (\overline{RAS}), latches the 10 row address bits into the chip. The second clock, the Column Address Strobe (\overline{CAS}), subsequently latches the 10 column address bits into the chip. Each of these signals, \overline{RAS} and \overline{CAS} triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the \overline{CAS} clock sequence are inhibited until the occurrence of a delayed signal derived from the \overline{RAS} clock chain. The "gated \overline{CAS} " feature allows the \overline{CAS} clock to be externally activated as soon as the Row Address Hole Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

Data Inputs

A write cycle is performed by bringing $(\overline{WB}/\overline{WE})$ low during the $\overline{RAS}/\overline{CAS}$ operation. The falling edge of \overline{CAS} or $(\overline{WB}/\overline{WE})$ strobes data on $(Wi)IOi$ into the on-chip data latch. To make use of the write-per-bit capability $\overline{WB}/\overline{WE}$ must be low as \overline{RAS} falls. In this case data bits to which the write operation is applied can be specified by keeping $Wi(/IOi)$ high with set-up and hold times referenced to the \overline{RAS} negative transition.

For those data bits of $Wi(/IOi)$ that are kept low as \overline{RAS} falls the write operation is inhibited on the chip. If $\overline{WB}/\overline{WE}$ is high as \overline{RAS} falls, the write-per-bit capability does not work and the write operation is performed for all four data bits.

Data Outputs

The three-state output buffers provide direct TTL compatibility with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The outputs are in the high-impedance state until \overline{CAS} is brought low. In a read cycle the outputs go active after the access time interval t_{RAC} and t_{OEA} are satisfied.

The outputs become valid after the access time has elapsed and remains valid while \overline{CAS} and \overline{OE} are low. \overline{CAS} or \overline{OE} going high returns it to a high impedance state. In an early-write cycle, the outputs are always in the high-impedance state. In a delayed-write or read-modify-write cycle, the outputs will follow the sequence for the read cycle.

The \overline{OE} controls the impedance of the output buffers. In the logic high position the buffers will remain in a high impedance state.

When the \overline{OE} input is brought to a logical low level, the output buffers are enabled. Both \overline{CAS} and \overline{OE} can control the output. Thus in a read operation, either \overline{OE} or \overline{CAS} returning high forces the outputs into the high impedance state.

$\overline{\text{RAS}}$ ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 1024 row addresses (A0~A9) within each 16 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with " $\overline{\text{RAS}}$ -only" cycles.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH


$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the TC514410J/Z offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generations and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

FAST PAGE MODE

The "Fast Page Mode" feature of the TC514410J/Z allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the $\overline{\text{RAS}}$ signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "Fast Page Mode" of operation will not dissipate the power associated with the negative going edge of $\overline{\text{RAS}}$. Also, the time required for strobing in a new address is eliminated, thereby decreasing the access and cycle times.

HIDDEN REFRESH

An optional feature of the TC514410J/Z is that refresh cycles may be performed while maintaining valid data at the output pins. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "Hidden" among data cycles without affecting the data availability.

TC514410J/Z-80

TC514410J/Z-10

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh operation of TC514410J/Z can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 1024 times.
- ③ Check "1" out of 1024 bits at normal read mode, which was written at ②.
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. Repeat this operation 1024 times.
- ⑤ Check "0" out of 1024 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ to the complement data.

TEST MODE

The TC514410J/Z is the RAM organized 1,048,576 words by 4 bits, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A₀₀ is not used. If, upon reading, two bits on one I/O pin are equal (all "1"s or "0"s), the I/O pin indicates a "1". If they were not equal, the I/O pin would indicate a "0". Fig. 1 shows the block diagram of TC514410J/Z. In "Test Mode", the 1M × 4 DRAM can be tested as if it were a 512K × 4 DRAM.

" \overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle" puts the device into "Test Mode". And " \overline{CAS} Before \overline{RAS} Refresh Cycle" or " \overline{RAS} Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, " \overline{WE} , \overline{CAS} Before \overline{RAS} Refresh Cycle" performs the refresh operation with the internal refresh address counter. The "Test Mode" function reduces test times (1/2 in case of N test pattern).

TC514410J/Z-80 TC514410J/Z-10

BLOCK DIAGRAM IN THE TEST MODE




Fig. 1