
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC9457F

Firmware Built In Digital Servo

The TC9457F is a firmware incorporating CD digital servo system. In addition to an LCD/LED driver, 4-channel 6-bit AD converters, and 2-wire/3-wire serial interface, it has a buzzer function, interrupt function, and 8-bit timer/counter. The CPU allows selection of the operating clock from three types of crystal oscillators (16.9344 MHz, 4.5 MHz, and 75 kHz), making interfacing with a CD easy. The CD digital servo incorporates various functions and circuits required for CD systems. These include sync separation protection and interpolation, EFM demodulation, error correction, digital equalizer for servoing, and a servo control circuit. Furthermore, it contains a 1-bit DA converter, so that when combined with the digital servo head amp TA2109F, it allows you to create a maintenance-free, extremely simple CD player system.



Weight: 1.6 g (typ.)

Features


- CMOS-technology DTS microcontroller LSI incorporating a CD digital servo and LCD/LED driver
- Operating supply voltage:
 - When CD is operating, $V_{DD} = 4.5$ to 5.5 V (5.0 V typ.) When CD is turned off, $V_{DD} = 2.7$ to 5.5 V (CPU operating)
- Current consumption:
 - When CD is operating, IDD = 55 mA (typ.)
 - When CD is turned off, IDD = 2 mA (typ.) (using 4.5 MHz crystal; CPU operating)
 - When CD is turned off, $I_{DD} = 0.1$ mA (using 75 kHz crystal; CPU operating)
- Operating temperature range: Ta = -40 to 85 °C
- Firmware
 - Instruction execution time: 1.89/1.78/107 μs
 - Crystal oscillator frequency: 16.9344 MHz/4.5 MHz/75 kHz
 - AD converter: 6 bits, 4 channels
 - LCD driver: 1/4 duty, 1/2 biased, maximum 72 segments
 - LED driver: 4 digits × maximum 14 segments (shared with LCD driver in software)
 - Timer/counter: 8 bits (timer clock selectable from INTR1, INTR2, instruction cycle, or 1 kHz)
 - Serial interface: 3-wire/2-wire interface (data length: 4 or 8 bits)
 - Buzzer: 0.625 to 3 kHz (8 types); 4 modes available continuous, single, 10 Hz intermittent, and 10 Hz intermittent at 1 Hz interval

1

• Interrupt: 1 external, 3 internal (CD subing synchronous, serial interface, 8 bits timer)


- CD digital servo system
 - Capable of decoding text data.
 - Sure and reliable sync pattern detection, sync signal protection, and interpolation.
 - Contains EFM demodulator circuit and subcode demodulator circuit.
 - CIRC logical equations to provide high correction capability: dual C1 correction and quadruple C2 correction.
 - · Supports variable-speed playback.
 - Jitter absorbing capability of +6 frames.
 - Contains 16 KB RAM.
 - · Contains Digital OUT circuit.
 - Contains L/R independent digital attenuators.
 - Audio output responds to bilingual function.
 - Subcode Q data is free of read timing and can be output synchronously with audio data. (LCD/OT pin switchable by a program)
 - Contains data slice and analog PLL (using adjustment-free VOC) circuits.
 - · Loop gain, offset, and balance in focus and tracking servos can be automatically adjusted.
 - Contains RF gain automatic adjusting circuit.
 - Contains phase-correcting digital equalizer.
 - Contains coefficient RAM for digital equalizer, thus supporting various types of pickup.
 - Contains focus and tracking servo control circuit.
 - Servo control is possible in every mode available, providing fast and stable search.
 - Speed control method is adopted for lens and feed kick.
 - Contains AFC and APC circuits for disc motor CLV servo.
 - · Contains defect and shock corrective circuit.
 - Contains 8 times oversampling digital filter and 1-bit DA converter.
 - 100 pin flat package.

Pin Connection Diagram



2002-10-21

Block Diagram



Description Of Pin Function

Pin No.	Symbol	Pin Name	Function And Operation	Remarks
1~10	\$1/OT5 ~ \$10/OT14	LCD segment outputs /Output ports	Segment signal outputs to the LCD panel. Up to 72 segments in a matrix with COM1 to COM4 can be displayed. All of the S1 to S18 pins can be switched for output ports	_
11	S11/OT15 /CLCK	-	by a program (Note 1). Also, the S15 to S18 pins each can be switched for I/O ports individually. When set for I/O ports, these pins become Nch open-drain outputs. Furthermore, the S11 to S14 and the P8-0 to P8-3 pins can be switched for use as CD signal (CLCK to IPF) input/output pins by a program.	_
12	S12/OT16 /DATA	LCD segment outputs /Output ports	CLCK: Subcodes P thru W data readout clock input/output. Selected between input and output by a command.	_
12	S13/OT17	/CD signals	DATA: Subcodes P thru W data output.	
13	/SFSY		SFSY : Playback system frame sync signal output.	_
14	S14/OT18 /LRCK		 LRCK : Channel clock (44.1 kHz) output. It outputs a low for L channel and a high for R channel. Polarity can be inverted by a command. 	_
			BCK : Bit clock (1,4112 MHz) output.	
15	S8-0/S15 /BCK		AOUT : Audio data output.	_
			MBOV : Buffer memory-over signal output. It outputs a high when buffer overflows.	
16	P8-1/S16 /AOUT		IPF : Correction flag output. When AOUT is C2 correction output, it outputs a high indicating that correction is impossible.	_
		I/O ports /LCD segment	For CD signal output, set parameters OT for output and LEDon = 1.	
17	P8-2/S17 /MBOV	outputs /CD signals	Furthermore, when set for output ports, the buffer capability can be increased by setting the LEDon bit to 1, so that it can be used as an LED driver. These pins normally are used for LED segment outputs. Since the	_
			output ports can increment OT1 through OT18 by an instruction, data in external RAM/ROM can be accessed	
18	P8-3/S18 /IPF		easily. Note 1: After a system reset, the output port shared pins are set for LCD output and the I/O port shared pins are set for I/O port input.	_
21~24	P1-0~P1-3 /K0~K3	I/O port 1 /Key input ports	4-bit CMOS I/O ports. These ports can be set for input or output bit for bit by a program. These pins can be pulled up to V _{DD} or down to GND by a program. Therefore, they can be used as key input pins. Also, when they are set for I/O port input, a change of state in this input can be used to clear the clock stop or wait mode.	_

Pin No.	Symbol	Pin Name	Function And Operation	Remarks
25 26~28 29	P3-0/DCREF P3-1/ADIN1 P3-3/ADIN3 P4-0/ADIN4/ BUZR	I/O port 3 /AD analog reference voltage input I/O port 3 /AD analog voltage input I/O port 4 /AD analog voltage inputs /Buzzer output	and buzzer all can be set by a program. Note 2: If P3-0 is set for reference voltage input, note that	_
			although normally in a high-impedance state, this input during AD conversion becomes a 10 $k\Omega$ load, typ. Therefore, pay careful attention to the output impedance that is input to this pin.	
30 31 32	P4-1/S12 P4-2/S0/SI1 /SDA P4-3/SCK /SCL	I/O port 4 /Serial data input /Serial data input /output /Serial clock input /output	3-bit CMOS I/O ports. These ports can be set for input or output bit for bit by a program. These pins serve dual purposes as input or output pins for the serial interface circuit (SI0). The SI0 is a 2-wire/3-wire compatible serial interface. 4 or 8 bits of serial data, beginning with the MSB or LSB, are serially output from the SO/SDA pin at each clock edge on the SCK/SCL pin, and the data on SI1 or SI2 pin is serially input to the device. The serial clock (SCK/SCL) allows selection between the internal (450/225/150/75 kHz) and external sources and a selection of the active edge, rise or fall. Moreover, since the clock and data can be output via Nch open-drain outputs, various device controls and communication between controllers can be greatly facilitated. When an SI0 interrupt is enabled, an interrupt is generated at completion of SI0 execution and the program jumps to address 4. This is effective when high-speed serial communication is desired. All inputs to SI0 contain a Schmitt trigger circuit. Whether or not to use SI0 and how to control it all can be set by a program.	_
33~38	TEST0 ~ TEST5	Test mode control inputs	Test mode control input pins. The test mode is selected when these pins are set high and normal operation is selected when they are low. These pins normally must be held low or left open (NC) when used for this purpose. (Pulldown resistors are built-in).	-
39~42	/HSO/OT19 SPCK/OT20 SPDA/OT21 COFS/OT22	CD control signal outputs /output ports	CD control output pins. • /HSO : Playback speed mode output. High = normal speed; Low = double speed. • SPCK : Processor status signal readout clock output (176.4 kHz) • SPDA : Processor status signal output. • COFS : Correction system frame clock output (7.35 kHz). These pins can be switched for output ports by a program.	_
43	DOUT	CD control	Digital output pin.	_
44	SBSY	input/outputs	Subcode block sync output pin. It outputs a high at the S1 position when subcode sync is detected.	_

Pin No.	Symbol	Pin Name	Function And Operation	Remarks
45	SBOK		Subcode Q data CRCC determination result output pin. It outputs a high when CRCC check is found OK.	_
46, 75	V _{DD}		CD unit's digital block power supply pins. Normally, apply 5 V to V _{DD} . When not using a CD (CD off), this power supply can be turned off, with only the controller power supply kept active, so that the controller alone is operating. In this	_
47, 76	V_{SS}		case, the CDoff bit must be set to 1. When this bit is set to 1, pins 11 through 18 and pins 39 through 42 all are changed for output ports if they have been set for CD control signal input/output pins.	_
48	P2V _{REF}		PLL block-2 V _{REF} pin.	_
49	PDO		This pin outputs a phase error between EFM and PLCK signals.	_
50	TMAX		TMAX detection result output pin. Selected by command bit TMPS. Longer than preset period: Outputs $P2V_{REF}$. Shorter than preset period: Low level (V_{SS}). Within preset period: High impedance.	_
51	LPFN		Inverted input of low-pass filter amp.	Analog input
52	LPFO		Output of low-pass filter amp.	Analog output
53	PVREF		PLL block V _{REF} pin.	_
54	VCOF		VCO filter pin.	Analog output
55	AV _{SS}		Analog block ground pin.	_
56	SLCO		DAC output pin for data slice level generation.	Analog output
57	RFI		RF signal input pin.	Analog input (Zin : command select)
58	AV_{DD}	CD control input/outputs	Analog block power supply pin.	_
59	RFCT	iiipat/outpato	RFRP signal center level input pin.	Analog input (Zin = 50 k Ω)
60	RFZI		RFRP zero-cross input pin.	Analog input
61	RFRP		RF ripple signal input pin.	Analog input
62	FEI		Focus error signal input pin.	Analog input
63	SBAD		Subbeam add signal input pin.	Analog input
64	TEI		Tracking error input pin. This input is read when tracking servo is on.	Analog input
65	TEZI		Tracking error zero-cross input pin.	Analog input ($Zin = 10 \text{ k}\Omega$)
66	FOO		Focus equalizer output pin.	Analog output (2V _{REF} to AV _{SS})
67	TRO		Tracking equalizer output pin.	Analog output (2V _{REF} to AV _{SS})
68	V _{REF}		Analog reference power supply pin.	_
69	RFGC		RF amplitude adjusting control signal output pin. It outputs 3-level PWM signals. (PWM carrier = 88.2 kHz)	_
70	TEBC		Tracking balance control signal output pin. It outputs 3-level PWM signals. (PWM carrier = 88.2 kHz)	_
71	FMO		Focus equalizer output pin. It outputs 3-level PWM signals. (PWM carrier = 88.2 kHz)	_
72	DMO		Disc equalizer output pin. It outputs 3-level PWM signals. (PWM carrier = DSP block 88.2 kHz, synchronized to PXO)	_
73	2V _{REF}		Analog reference power supply pin. (2 × V _{REF})	_

2002-10-21

Pin No.	Symbol	Pin Name	Function And Operation	Remarks
74	SEL		APC circuit on/off signal output pin. When laser is on, this pin goes to a high-impedance state when UHS = low and outputs a high when UHS = high.	_
77	XV _{SS}		CD's crystal oscillator power supply pins. Normally,	_
80	XV_{DD}		connect these pins to the power supply lines that are used in common for the V_{DD} and V_{SS} pins.	_
78	XI		CD's crystal oscillator input/output pins. Normally, connect 16.9344 MHz here. This clock is used as the system clock for the CD. After a system reset, it also is used as the	_
79	ХО		system clock on the controller side. Therefore, all of the CD power supplies must be fed with power after a reset.	_
81	DVSR	CD control	R-channel DA converter unit ground pin.	_
82	RO	input/outputs	R-channel data forward output pin.	_
83	DVRR		R-channel reference voltage pin.	_
84	DV_DD		DA converter unit power supply pin.	_
85	DVRL		L-channel reference voltage pin.	_
86	LO		L-channel data forward output pin.	_
87	DVSL		L-channel DA converter unit ground pin.	_
88, 89	NC		NC pins. Normally, connect these pins to ground or leave them open. Pin 89 serves dual purposes as the V_{pp} pin of an E^2 PROM product. Therefore, when this pin is left open, it can be shared with an E^2 PROM product.	_
90	RESET	Reset input	Device's system reset signal input pin. The device remains reset while RESET is held low and when RESET is released back high, the CD unit becomes operational and the program starts from address 0. Normally, a system reset is asserted when a voltage of 2.7 V or more is applied to V _{DD} when it is at 0 V (power-on reset). Therefore, this pin must be pulled high when used for this purpose.	_
91	HOLD	Hold mode control input	This pin is used to input a signal that requests or clears the hold mode. Normally, use this pin for CD mode select signal input or battery detection signal input. There are two hold modes: clock stop mode (crystal oscillator turned off) and a wait mode (CPU stopped). These modes are entered by executing the CKSTP and WAIT instructions, respectively. The clock stop mode can be requested by a programmed input: low level detection on HOLD pin or forced execution, and can be cleared by detecting a high on the HOLD pin or a change of state in its input signal. When the CKSTP instruction is executed, the clock generator and the CPU stop operating and the device is placed in a memory backup state. During this state, the device's current consumption is reduced to 1µA or less. At the same time, the display output and CMOS output ports are automatically set low, and the Nch open-drain outputs are turned off. The wait mode is executed regardless of the input state on the HOLD pin, with the device's current consumption reduced. In this mode, the user can choose to keep only the crystal oscillator operating or have the CPU paused by programming. If the former is selected, all display outputs are set low and other pins retain their state; if the latter is selected, all states are retained except that the CPU is temporarily stopped. This mode is cleared by a change of state in the HOLD input.	_

Pin No.	Symbol	Pin Name	Function And Operation	Remarks
92	INTR	External interrupt input	External interrupt input pin. When the interrupt facility is enabled and a pulse of 1.11 to 2.22 µs in duration is applied to this pin, an interrupt is generated and the program jumps to address 1. Input logic and the active edge (rise or fall) can be selected for each interrupt input. Also, the internal 8-bit timer clock can be chosen for this interrupt input, in which case it is possible to count pulses or generate an interrupt at a given pulse count (address 3). Since this pin is a Schmitt trigger type, it can be used as an input port for receiving remote control signals, etc.	_
93	мхо	Controller's	Crystal oscillator pins for the controller. The oscillator clock is used as the timebase for the clock facility or as the controller's system clock. Connect a 4.5 MHz or 75 kHz crystal resonator to the MXO and MXI pins. Since these pins do not contain internal feedback resistors, etc, an amp resistor or output resistor must be added external to the chip. • 75 kHz··· ROUT = 100 k Ω , Rf = 10 M Ω Ci = Co = 15 pF (typ.) • 4.5 MHz··· ROUT = 0 Ω , Rf = 1 M Ω Ci = Co = 15 pF (typ.)	_
94	Controller's crystal oscillator pins MXI	When using the clock generated by the CD unit's crystal oscillator for clocking the entire device operation, fix the MXI pin to the GND level. Oscillation is stopped by executing a CKSTP instruction. Select the crystal oscillator and control its operation by a program. Note 3: When after turning on the CD unit's power supply, the controller system clock is switched from the crystal oscillator on the controller side to that on the CD side, provide an allowance time of several 10 ms for the CD unit's crystal oscillator to stabilize after it is powered on. This is necessary to prevent the controller from operating erratically.	_	
19, 96	MV _{DD}	Controller unit	Power supply pins. Normally, apply a voltage of 4.5 to 5.5 V to V _{DD} . In a backup state (when the CKSTP instruction executed), the device's current consumption is reduced to 1 µA or less, allowing for the supply voltage to be lowered to 2.0 V.	-
20, 95	MV _{SS}	pins	The device is reset and the program starts from address 0 when a voltage of 2.7 V or more is applied to this pin when it is at 0 V (power-on reset). Note 4: For reason of this power-on reset, make sure the device's power supply rise time is between 10 to 100 ms.	_
97	COM1/OT1		Common signal outputs to the LCD panel. Up to 72 segments in a matrix with S1 to S18 can be displayed. Three voltage levels MV _{DD} , V _{EE} (1/2 MV _{DD}), and GND	
98	COM2/OT2	LCD common outputs	are output for 83 Hz period at 2 ms intervals. After a system reset and after deassertion of a clock stop instruction, the V _{EE} voltage is output and the DISP OFF	_
99	COM3/OT3	/Output ports	bit is set to 0 before common signals are output. These pins can be switched for output ports by a program (Note1). In this case, the buffer capacity can be increased by a program to the capacity can be used as a set of the capacity can be used as a set of the capacity can be used as a set of the capacity capacity.	_
100	COM4/OT4		by setting the LEDon bit to 1, so that it can be used as an LED driver. These four pins normally are used for LED digit outputs.	_

Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Power supply voltage	V_{DD}	-0.3~6.0	V
Input voltage	V _{IN}	-0.3~V _{DD} + 0.3	V
Power dissipation	PD	1400	mW
Operating temperature	T _{opr}	-40~85	°C
Storage temperature	T _{stg}	-65~150	°C

Electrical Characteristics (Ta = 25°C, V_{DD} = MV_{DD} = AV_{DD} = DV_{DD} = XV_{DD} = 5 V, $2V_{REF}$ = $P2V_{REF}$ = 4.2 V, V_{REF} = $P2V_{REF}$ = 2.1 V, unless otherwise specified)

MV_{DD} (CPU unit power supply)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
	MV _{DD1}	_	When CPU and CD operating. However, $MV_{DD} \ge V_{DD}$ (Note 5)	4.5	5.0	5.5	
Operating supply voltage	MV _{DD2}	_	When CPU operating (CD powered off, 4.5 MHz crystal connected) (Note 5)	4.5	5.0	5.5	V
	MV _{DD3}	_	When CPU operating (CD powered off, 75 kHz crystal connected) (Note 5)	2.7	5.0	5.5	
Memory retention voltage range	MVHD	_	When crystal oscillator stopped (CKSTP instruction executed) (Note 5)	2.0	~	5.5	V
	MV _{DD1}	_	When CPU operating (XI = 16.9344 MHz crystal connected)	_	1.0	2.0	mA
Operating supply current	MV _{DD2}	_	When CPU operating(MXI = 4.5 MHz crystal connected)	_	2.0	4.0	
Ореганің зарріу сапені	MV _{DD3}	_	When CPU operating (MXI = 75 kHz crystal connected)	_	0.75	2.0	
	MV _{DD4}	_	Standby mode (only crystal oscillating, 4.5 MHz or 75 kHz crystal connected)	_	0.5	15	
Memory retention current	MIHD	_	When crystal oscillator stopped (CKSTP instruction executed)	_	0.1	1.0	μΑ
	f MXT1	_	Rf = 1 M Ω , Rout = 0 Ω , Ci = Co = 30 pF (Note 5, 6)	_	4.5	_	MHz
Crystal oscillation frequency	f MXT2	_	Rf = 10 M Ω , Rout = 100 k Ω , Ci = Co = 15 pF, MV _{DD} = 2.7~5.5 V (Note 5, 6)	_	75	_	kHz
Crystal oscillation start time	tst	_	Crystal oscillation fmxt = 75 kHz	_	_	1.0	s

Note 5: Guaranteed at V_{DD} = MV_{DD} = 4.5 to 5.5 V and Ta = -40 to 85°C

Note 6: Consider the crystal resonator used in your system when determining constants, etc.

V_{DD} (CD unit power supply)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Operating supply voltage	V_{DD}	_	$MV_{DD} \ge V_{DD}$ (Note 5)	4.5	5.0	5.5	V
Operating supply current	I _{DD}	_	When 16.9344 MHz crystal connected	_	50	60	mA
Crystal oscillation frequency	f _{XT}	_	Rout = 0 Ω, Ci = Co = 15 pF (Note 5, 6)	_	16.9344	1	MHz

Note 5: Guaranteed at V_{DD} = MV_{DD} = 4.5 to 5.5 V and Ta = -40 to 85°C

Note 6: Consider the crystal resonator used in your system when determining constants, etc.

LCD Common Output (COM1/OT1 to COM4/OT4)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
	High level	I _{OH2}	_	V _{OH} = 4.5 V (When LCD output, settings OT output, LEDon = 0)	-0.1	-0.2	I	
Output current		I _{OH5}	_	V _{OH} = 4.5 V (Settings OT output, LEDon = 1)	-20	-40	_	mA
Low level	Low level	I _{OL2}	_	V _{OL} = 0.5 V (When LCD output, settings OT output, LEDon = 0)	0.1	0.2	1	ША
		I _{OL5}	_	V _{OL} = 0.5 V (Settings OT output, LEDon = 1)	4	10	_	
Output voltage 1/2 leve	el	V _{BS}	_	Nonloaded (when LCD output)	2.1	2.3	2.5	V

Segment Output (S1/OT4 to S10/OT14, S11/OT15 to P8-0/S14 to P8-3/S18)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
	High level Output current Low level	Іон1	_	V _{OH} = 4.5 V (When LCD output, settings OT output, LEDon = 0)	-0.05	-0.1	_	
		I _{OH4}	_	V _{OH} = 4.5 V (Settings OT output, LEDon = 1, I/O port)	-2	-4	_	mA
Output current		I _{OL1}	_	V _{OL} = 0.5 V (When LCD output, settings OT output, LEDon = 0)	0.05	0.1		ША
		I _{OL5}	_	V _{OL} = 0.5 V (Settings OT output, LEDon = 1, I/O port)	5	10	_	
Input leakage current		I _{LI}	_	V _{IH} = 5.0 V, V _{IL} = 0 V (P8-0 to P8-3)	-	_	±1.0	μΑ
lament violtage	High level	V _{IH}	_	(P8-0 to P8-3)	MV _{DD} × 0.8	~	MV_{DD}	V
Input voltage	Low level	V _{IL}	_	(P8-0 to P8-3)	0	~	MV _{DD} × 0.2	V

I/O Ports (P1-0 to P4-3)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	High level	I _{OH3}	_	V _{OH} = 4.5 V	-1	-2	_	
	Low level	I _{OL3}		V _{OL} = 0.5 V (exclude P4-1, 2, 3 pin)	1.5	3.0	ı	mA
		I _{OL5}	_	V _{OL} = 0.5 V (P4-1, 2, 3 pin)	4	10	-	
Input leakage current		IЦ	_	V _{IH} = 5.0 V, V _{IL} = 0 V	1	1	±1.0	μΑ
Input voltage	High level	V _{IH}	_	_	MV _{DD} × 0.8	~	MV_{DD}	V
input voitage	Low level	V _{IL}	_	_	0	~	MV _{DD} × 0.2	v
Input pullup/down resistance		R _{IN1}	_	(P1-0 to P1-3) When pulldown, pullup are set.	25	50	120	kΩ

HOLD, INTR Input Port, **RESET** Input

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input leakage current		ILI	_	V _{IH} = 5.0 V, V _{IL} = 0 V		-	±1.0	μΑ
Input voltage	High level	V _{IH3}	_	_	MV _{DD} × 0.8	?	MV_{DD}	V
	Low level	V _{IL3}	-	1	0	~	MV _{DD} × 0.2	V

A/D Converter (AD_{IN1} to AD_{IN4})

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Analog input voltage range	V_{AD}	_	AD _{IN} to AD _{IN4}	0	~	MV_{DD}	V
Resolution	V _{RES}	_	_		6	-	bit
Overall conversion error	_	_	_	_	±0.5	±4.0	LSB
Analog input leakage	ILI	_	V _{IH} = 5.0 V, V _{IL} = 0 V (AD _{IN1} to AD _{IN4})	_	_	±1.0	μΑ

DATA, SFSY, LRCK, BCK, AOUT, MBOV, IPF Outputs and CLCK Input/Output

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	High level	I _{OH4}	_	V _{OH} = 4.5 V (Settings OT for output, LEDon = 0)	-2.0	-4.0	-	- mA
	Low level	I _{OL5}	_	V _{OL} = 0.5 V (Settings OT for output, LEDon = 0)	5	10	_	
Input leakage current		ILI	_	V _{IH} = 5.0 V, V _{IL} = 0 V (CLCK)	_	_	±1.0	μΑ
Input voltage	High level	V _{IH}	_	(CLCK)	MV _{DD} × 0.8	~	MV_{DD}	V
	Low level	V _{IL}	_	(CLCK)	0	~	MV _{DD} × 0.2	V

12



DOUT, SBSY, SBOK, SEL, HSO, SPCK, SPDA, COFS Outputs

Characteris	stics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output voltage	High level	I _{OH4}	_	V _{OH} = 4.5 V	-2	-4	_	mA
	Low level	I _{OL4}	_	V _{OL} = 0.5 V	2	4	_	ША

PDO, TMAX, RFGC, TEBC, DMO Outputs

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output voltage	High level	I _{OH6}	_	V _{OH} = 3.8 V	-1.0	-2.0	_	mA
	Low level	I _{OL4}	_	V _{OL} = 0.5 V	3.0	6.0	-	ША

Propagation Delay Time (AOUT, SPDA, DATA, SBSY, SBOK)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
delay time	High level	t _{pLH}	_	_	_	10	_	ns
	Low level	t _{pHL}	_	_	_	10	_	115

1bit DA Converter


Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Noise distortion	THD + N	_	1 kHz sine-wave, full-scale input	_	-85	-78	dB
S/N ratio	S/N	_	_	90	98	_	dB
Dynamic range	DR	_	1 kHz sine-wave, -60 dB input conversion	85	90	-	dB
Crosstalk	СТ	_	1 kHz sine-wave, full-scale input	_	-90	-85	dB
Analog output level	DACout	_	1 kHz sine-wave, full-scale input	1200	1250	1300	mVrms

Other

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input pulldown resistance	R _{IN2}	_	(TEST0 to TEST5)	-	10	_	kΩ
XI amp feedback resistance	R _{fXT}	_	(XI-XO)	1	2	4	ΜΩ

Package Dimensions

QFP100-P-1420-0.65A Unit: mm



Weight: 1.6 g (typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.