

74ACT16373

16-Bit Transparent Latch with 3-STATE Outputs

General Description

The ACT16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch Enable (LE) is HIGH. When LE is low, the data that meets the setup time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH, the outputs are in high Z state.

Features


- Separate control logic for each byte
- 16-bit version of the ACT373
- Outputs source/sink 24 mA
- TTL-compatible inputs

Ordering Code:


Order Number	Package Number	Package Description
74ACT16373MEA	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
74ACT16373MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
\overline{OE}_n	Output Enable Input (Active Low)
LE_n	Latch Enable Input
I_0-I_{15}	Inputs
O_0-O_{15}	Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

Functional Description

The ACT16373 contains sixteen D-type latches with 3-STATE standard outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE_n) input is HIGH, data on the D_n enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its D input changes. When LE_n is LOW, the latches store information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE_n . The 3-STATE standard outputs are controlled by the Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the standard outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

Truth Tables

Inputs		Outputs	
LE_1	\overline{OE}_1	I_0-I_7	O_0-O_7
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	(Previous)

Inputs		Outputs	
LE_2	\overline{OE}_2	I_8-I_{15}	O_8-O_{15}
X	H	X	Z
H	L	L	L
H	L	H	H
L	L	X	(Previous)

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Previous = previous output prior to HIGH-to-LOW transition of LE

Logic Diagrams



Absolute Maximum Ratings (Note 1)				Recommended Operating Conditions			
Supply Voltage (V _{CC})		-0.5V to +7.0V		Supply Voltage (V _{CC})	4.5V to 5.5V		
DC Input Diode Current (I _{IK})				Input Voltage (V _I)	0V to V _{CC}		
V _I = -0.5V		-20 mA		Output Voltage (V _O)	0V to V _{CC}		
V _I = V _{CC} + 0.5V		+20 mA		Operating Temperature (T _A)	-40°C to +85°C		
DC Output Diode Current (I _{OK})				Minimum Input Edge Rate ($\Delta V/\Delta t$)	125 mV/ns		
V _O = -0.5V		-20 mA		V _{IN} from 0.8V to 2.0V			
V _O = V _{CC} + 0.5V		+20 mA		V _{CC} @ 4.5V, 5.5V			
DC Output Voltage (V _O)		-0.5V to V _{CC} + 0.5V					
DC Output Source/Sink Current (I _O)		+50 mA					
DC V _{CC} or Ground Current per Output Pin		+50 mA					
Junction Temperature		+140°C					
Storage Temperature		-65°C to +150°C					
DC Electrical Characteristics							
Symbol	Parameter	V _{CC} (V)	T _A = +25°C		T _A = -40°C to +85°C	Units	Conditions
			Typ	Guaranteed Limits			
V _{IH}	Minimum HIGH Input Voltage	4.5	1.5	2.0	2.0	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
		5.5	1.5	2.0	2.0		
V _{IL}	Maximum LOW Input Voltage	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V or V _{CC} - 0.1V
		5.5	1.5	0.8	0.8		
V _{OH}	Minimum HIGH Output Voltage	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 µA
		5.5	5.49	5.4	5.4		
		4.5		3.86	3.76	V	V _{IN} = V _{IL} or V _{IH} I _{OH} = -24 mA
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 2)
V _{OL}	Maximum LOW Output Voltage	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 µA
		5.5	0.001	0.1	0.1		
		4.5		0.36	0.44	V	V _{IN} = V _{IL} or V _{IH} I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{OZ}	Maximum 3-STATE Leakage Current	5.5		± 0.5	± 5.0	µA	V _I = V _{IL} , V _{IH} V _O = V _{CC} , GND
I _{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	µA	V _I = V _{CC} , GND
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	V _I = V _{CC} - 2.1V
I _{CC}	Max Quiescent Supply Current	5.5		8.0	80.0	µA	V _{IN} = V _{CC} or GND
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)				-75	mA	V _{OHD} = 3.85V Min

Note 2: All outputs loaded; thresholds associated with output under test.

Note 3: Maximum test duration 2.0 ms; one output loaded at a time.

AC Electrical Characteristics

Symbol	Parameter	V _{CC} (V) (Note 4)	T _A = +25°C C _L = 50 pF			T _A = -40°C to +85°C C _L = 50 pF			Units
			Min	Typ	Max	Min	Max		
t _{PZH}	Propagation Delay D _n to O _n	5.0	3.1 2.6	5.3 4.6	7.9 7.3	3.1 2.6	8.4 7.8	ns	
t _{PHL}	Propagation Delay LE to O _n	5.0	3.1 2.8	5.4 4.9	7.9 7.3	3.2 2.8	8.4 7.8	ns	
t _{PZL}	Output Enable Delay	5.0	2.5 2.7	4.7 4.8	7.4 7.5	2.5 2.7	7.9 8.0	ns	
t _{PHZ}	Output Disable Delay	5.0	2.1 2.0	5.1 4.5	7.9 7.4	2.1 2.0	8.2 7.9	ns	

Note 4: Voltage Range 5.0 is 5.0V ± 0.5V.

AC Operating Requirements


Symbol	Parameter	V _{CC} (V) (Note 5)	T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		Units
			Guaranteed Minimum				
t _S	Setup Time, HIGH or LOW, Input to Clock	5.0	3.0		3.0		ns
t _H	Hold time, HIGH or LOW, Input to Clock	5.0	1.5		1.5		ns
t _W	CS Pulse Width, HIGH or LOW	5.0	4.0		4.0		ns

Note 5: Voltage Range 5.0 is 5.0V ± 0.5V





Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = 5.0V
C _{PD}	Power Dissipation Capacitance	30	pF	V _{CC} = 5.0V

Physical Dimensions inches (millimeters) unless otherwise noted




48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300" Wide
Package Number MS48A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB,
REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.



DETAIL A

MTD48REVB1

**48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Package Number MTD48**

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com