## Preliminary Technical Data

## FEATURES

Dual 12-bit, 3-channel ADC
Fast throughput rate: 2 MSPS
Specified for $V_{D D}$ of 2.7 V to 5.25 V
Low power: 12 mW max at 1.5 MSPS with 3 V supplies
30 mW max at $\mathbf{2}$ MSPS with 5 V supplies
Wide input bandwidth
70 dB SNR at 100 kHz input frequency
On-chip reference: 2.5 V
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operation
Flexible power/throughput rate management
Simultaneous conversion/read
No pipeline delays
High speed serial interface SPI $^{\oplus} /$ QSPI $^{\text {m }} /$ MICROWIRE $^{\text {m }} / D S P$
compatible

## Shutdown mode: $1 \mu \mathrm{~A}$ max

32-lead LFCSP and TQFP packages

## GENERAL DESCRIPTION

The AD7266 ${ }^{1}$ is a dual, 12 -bit, high speed, low power, successive approximation ADC that operates from a single 2.7 V to 5.25 V power supply and features throughput rates up to 2 MSPS. The device contains two ADCs, each preceded by a 3 -channel multiplexer, and a low noise, wide bandwidth track-and-hold amplifier that can handle input frequencies in excess of 10 MHz .

The conversion process and data acquisition are controlled using standard control inputs, allowing easy interfacing to microprocessors or DSPs. The input signal is sampled on the falling edge of $\overline{\mathrm{CS}}$; conversion is also initiated at this point. The conversion time is determined by the SCLK frequency. There are no pipelined delays associated with the part.
The AD7266 uses advanced design techniques to achieve very low power dissipation at high throughput rates. With 5 V supplies and a 2 MSPS throughput rate, the part consumes 4 mA maximum. The part also offers flexible power/throughput rate management when operating in sleep mode.

The analog input range for the part can be selected to be a 0 V to $\mathrm{V}_{\text {ref }}$ range or a $2 \mathrm{~V}_{\text {ref }}$ range with either straight binary or twos complement output coding. The AD7266 has an on-chip 2.5 V reference that can be overdriven if an external reference is preferred. This external reference range is 100 mV to 2.5 V . The AD7266 is available in 32-lead lead frame chip scale (LFCSP) and thin quad flat (TQFP) packages.

[^0]
## Rev. PrG

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. The AD7266 features two complete ADC functions that allow simultaneous sampling and conversion of two channels. Each ADC has 2 analog inputs, 3 fully differential pairs, or 6 singleended channels as programmed. The conversion result of both channels is available simultaneously on separate data lines, or in succession on one data line if only one serial port is available.
2. High Throughput with Low Power Consumption The AD7266 offers a 1.5 MSPS throughput rate with 8 mW maximum power consumption when operating at 3 V .
3. Flexible Power/Throughput Rate Management The conversion rate is determined by the serial clock, allowing power consumption to be reduced as conversion time is reduced through an SCLK frequency increase. Power efficiency can be maximized at lower throughput rates if the part enters sleep between conversions.
4. No Pipeline Delay

The part features two standard successive approximation ADCs with accurate control of the sampling instant via a $\overline{\mathrm{CS}}$ input and once off conversion control.

## TABLE OF CONTENTS

AD7266-Specifications. ..... 3
Timing Specifications .....  4
Absolute Maximum Ratings ..... 5
ESD Caution ..... 5
Pin Configuration and Functional Descriptions. .....  6
Terminology .....  8
Theory of Operation ..... 10
Circuit Information ..... 10
Converter Operation ..... 10
Analog Input ..... 11
Output Coding ..... 11
Transfer Functions ..... 12
Digital Inputs ..... 12
$V_{\text {DRIVE }}$ ..... 12
Modes of Operation ..... 13
Normal Mode. ..... 13
Partial Power-Down Mode ..... 13
Full Power-Down Mode ..... 14
Outline Dimensions ..... 15
Ordering Guide. ..... 17

## REVISION HISTORY

Revision PrG: Preliminary Version

## AD7266—SPECIFICATIONS ${ }^{1}$

Table 1. $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{f}_{\mathrm{scliK}}=25 \mathrm{MHz}, \mathrm{f}_{\mathrm{s}}=1.5 \mathrm{MSPS}, \mathrm{V}_{\mathrm{DRIVE}}=2.7 \mathrm{~V}$ to $3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=4.75 \mathrm{~V}$ to 5.25 V , $\mathrm{f}_{\mathrm{sclu}}=32 \mathrm{MHz}, \mathrm{f}_{\mathrm{s}}=2 \mathrm{MSPS}, \mathrm{V}_{\text {drive }}=2.7 \mathrm{~V}$ to 5.25 V ; Reference $=2.5 \mathrm{~V} \pm 1 \%$, unless otherwise noted

| Parameter | Specification | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> Signal-to-Noise + Distortion Ratio (SINAD) ${ }^{2}$ <br> Total Harmonic Distortion (THD) ${ }^{2}$ <br> Spurious Free Dynamic Range (SFDR) ${ }^{2}$ <br> Intermodulation Distortion (IMD) ${ }^{2}$ <br> Second Order Terms <br> Third Order Terms <br> Channel to Channel Isolation | $\begin{aligned} & 70 \\ & -75 \\ & -76 \\ & -88 \\ & -88 \\ & -88 \end{aligned}$ | dB min dB max dB max <br> dB typ dB typ dB typ | $\mathrm{fin}_{\mathrm{in}}=100 \mathrm{kHz}$ sine wave <br> $\mathrm{f}_{\mathrm{iN}}=100 \mathrm{kHz}$ sine wave <br> $\mathrm{fin}_{\mathrm{iN}}=100 \mathrm{kHz}$ sine wave |
| SAMPLE AND HOLD <br> Aperture Delay ${ }^{3}$ <br> Aperture Jitter ${ }^{3}$ <br> Aperture Delay Matching ${ }^{3}$ <br> Full Power Bandwidth | $\begin{aligned} & 10 \\ & 50 \\ & 200 \\ & 20 \\ & 2.5 \end{aligned}$ | ns max <br> ps typ <br> ps max <br> MHz typ <br> MHz typ | $\begin{aligned} & @ 3 \text { dB } \\ & @ 0.1 \text { dB } \end{aligned}$ |
| DC ACCURACY <br> Resolution Integral Nonlinearity ${ }^{2}$ <br> Differential Nonlinearity ${ }^{2}$ 0 V to $\mathrm{V}_{\text {REF }}$ Input Range Offset Error Offset Error Match Gain Error Gain Error Match 0 V to $2 \times \mathrm{V}_{\text {Ref }}$ Input Range Positive Gain Error Zero Code Error Zero Code Error Match Negative Gain Error | 12 <br> $\pm 1$ <br> $\pm 1.5$ <br> $\pm 0.95$ <br> $\pm 3$ <br> $\pm 0.5$ <br> $\pm 2$ <br> $\pm 0.6$ <br> $\pm 2$ <br> $\pm 3$ <br> $\pm 1$ <br> $\pm 1$ | Bits <br> LSB max <br> LSB max <br> LSB max <br> LSB max <br> LSB typ <br> LSB max <br> LSB typ <br> LSB max <br> LSB max <br> LSB typ <br> LSB max | $\pm 0.5$ LSB typ; differential configuration $\pm 0.5$ LSB typ; single-ended configuration Guaranteed no missed codes to 12 bits Straight binary output coding <br> Twos complement output coding |
| ANALOG INPUT Input Voltage Ranges DC Leakage Current Input Capactiance | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\text {REF }} \\ & 0 \mathrm{~V} \text { to } 2 \times \mathrm{V}_{\text {REF }} \\ & \pm 500 \\ & \pm 1 \\ & 30 \\ & 10 \end{aligned}$ | V <br> V <br> nA max <br> $\mu \mathrm{A}$ max <br> pF typ <br> pF typ | RANGE pin low upon $\overline{\mathrm{CS}}$ falling edge RANGE pin high upon $\overline{\mathrm{CS}}$ falling edge $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & 85^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C} \end{aligned}$ <br> When in track <br> When in hold |
| REFERENCE INPUT/OUTPUT <br> Reference Output Voltage ${ }^{4}$ <br> Reference Input Voltage Range <br> DC Leakage Current <br> Input Capactiance <br> $V_{\text {REF }}$ Output Impedance ${ }^{5}$ <br> Reference Temperature Coefficient | $\begin{aligned} & 2.49 / 2.51 \\ & 0.1 / 2.5 \\ & \pm 30 \\ & \pm 160 \\ & 20 \\ & 25 \\ & 25 \\ & 10 \end{aligned}$ | $\checkmark$ min/V max <br> $V \min / V \max$ <br> $\mu \mathrm{A}$ max <br> $\mu A \max$ <br> pF typ <br> $\Omega$ typ <br> ppm $/{ }^{\circ} \mathrm{C}$ max <br> ppm $/{ }^{\circ} \mathrm{C}$ typ | See Typical Performance plots <br> $V_{\text {ref }}$ pin <br> $\mathrm{D}_{\text {cap }} \mathrm{A}, \mathrm{D}_{\text {cap }} \mathrm{B}$ pins |
| LOGIC INPUTS <br> Input High Voltage, $\mathrm{V}_{\mathrm{NH}}$ Input Low Voltage, $\mathrm{V}_{\mathrm{INL}}$ Input Current, $\mathrm{I}_{\mathrm{N}}$ Input Capacitance, $\mathrm{CiN}^{3}$ | $\begin{aligned} & 2.8 \\ & 0.4 \\ & \pm 1 \\ & 10 \end{aligned}$ | $\vee$ min <br> $\checkmark$ max <br> $\mu \mathrm{A}$ max <br> pF max | Typically $15 \mathrm{nA}, \mathrm{V}_{\mathbb{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {drive }}$ |


| Parameter | Specification | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: |
| LOGIC OUTPUTS <br> Output High Voltage, Vон <br> Output Low Voltage, VoL <br> Floating State Leakage Current <br> Floating State Output Capacitance ${ }^{3}$ <br> Output Coding | $\begin{aligned} & \text { Vonive }-0.2 \\ & 0.4 \\ & \pm 1 \\ & 10 \\ & \\ & \quad \\ & \quad \begin{array}{l} \text { Straight ( } \mathrm{N} \\ \\ \\ \text { Twos Col } \end{array} \end{aligned}$ | $V$ min <br> $V$ max <br> $\mu \mathrm{A}$ max <br> pF max <br> ural) Binary <br> plement | $\begin{aligned} & \mathrm{SGL} / \overline{\mathrm{DIFF}}=1 \text { with } 0 \mathrm{~V} \text { to } \mathrm{V}_{\text {REF }} \text { range selected } \\ & \mathrm{SGL} / \overline{\mathrm{DIFF}}=0 ; \mathrm{SGL} / \overline{\mathrm{DIFF}}=1 \text { with } 0 \mathrm{~V} \text { to } 2 \times \mathrm{V}_{\text {REF }} \text { range } \end{aligned}$ |
| CONVERSION RATE <br> Conversion Time <br> Track/Hold Acquisition Time ${ }^{3}$ <br> Throughput Rate | $\begin{aligned} & 14 \\ & 100 \\ & 2 \end{aligned}$ | SCLK Cycles <br> ns max MSPS max | 437.5 ns with SCLK $=32 \mathrm{MHz}$ |
| POWER REQUIREMENTS <br> $V_{D D}$ <br> $V_{\text {drive }}$ <br> $l_{D D}{ }^{6}$ <br> Normal Mode (Static) <br> Operational, $\mathrm{f}_{\mathrm{s}}=2 \mathrm{MSPS}$ <br> Partial Power-Down Mode <br> Partial Power-Down Mode <br> Full Power-Down Mode <br> Power Dissipation ${ }^{6}$ <br> Normal Mode (Operational) <br> Partial Power-Down (Static) <br> Full Power-Down (Static) | $2.7 / 5.25$ $2.7 / 5.25$ 2 6 4 TBD 500 1 30 2.5 5 | $V$ min/V max <br> $V \min / V \max$ <br> mA max <br> mA max <br> mA max <br> mA max <br> $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ max <br> mW max <br> mW max <br> $\mu \mathrm{W}$ max | $\text { Digital I/Ps }=0 \mathrm{~V} \text { or } \mathrm{V}_{\text {DRIVE }}$ $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=3 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{S}}=200 \mathrm{kSPS} \end{aligned}$ <br> Static $\begin{aligned} & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=5 \mathrm{~V} \\ & V_{D D}=5 \mathrm{~V} \end{aligned}$ |

## NOTES

${ }^{1}$ Temperature ranges as follows: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
${ }^{2}$ See Terminology section.
${ }^{3}$ Sample tested during initial release to ensure compliance.
${ }^{4}$ Relates to Pins $D_{\text {CAP }} A$ or $D_{\text {CAP }} B$.
${ }^{5}$ See Reference section for $\mathrm{D}_{\text {CAP }} A, \mathrm{D}_{\text {CAP }} \mathrm{B}$ output impedances.
${ }^{6}$ See Power Versus Throughput Rate section.

## TIMING SPECIFICATIONS

Table 2. $\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV} \mathrm{DD}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{DRIVE}}=2.7 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MAX}}$ to $\mathrm{T}_{\mathrm{MIN}}$, unless otherwise noted

| Parameter | Limit at $\mathrm{T}_{\text {MIN, }} \mathrm{T}_{\text {MAX }}$ | Unit | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | 10 | kHz min |  |
|  | 34 | MHz max |  |
| $\mathrm{t}_{\text {convert }}$ | $14 \times \mathrm{t}_{\text {sCLK }}$ | ns max | $\mathrm{t}_{\text {SCLK }}=1 / \mathrm{f}_{\text {SCLK }}$ |
|  | 437.5 | ns max | $\mathrm{f}_{\text {SCLK }}=32 \mathrm{MHz}, \mathrm{V}_{\text {DD }}=5 \mathrm{~V}, \mathrm{~F}_{\text {SAMPLE }}=2 \mathrm{MSPS}$ |
|  | 560 | ns max | $\mathrm{f}_{\text {SCLK }}=25 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~F}_{\text {SAMPLE }}=1.5 \mathrm{MSPS}$ |
| touiet | 35 | ns max | Minimum time between end of serial read and next falling edge of $\overline{C S}$ |
| $\mathrm{t}_{2}$ | 10 | ns min | $\overline{\mathrm{CS}}$ to SCLK setup time |
| $\mathrm{t}_{3}$ | 25 | ns max | Delay from $\overline{C S}$ until Dout $A$ and Dout $B$ are three-state disabled |
| $\mathrm{t}_{4}$ | 25 | ns max | Data access time after SCLK falling edge. |
| $\mathrm{t}_{5}$ | 0.44 $\mathrm{t}_{\text {clık }}$ | $n \mathrm{n}$ min | SCLK low pulse width |
| $\mathrm{t}_{6}$ | 0.4tsclk | $n \mathrm{nmin}$ | SCLK high pulse width |
| $\mathrm{t}_{7}$ | 5 | ns min | SCLK to data valid hold time |
| $\mathrm{t}_{8}$ | 25 | ns max | $\overline{C S}$ rising edge to $\mathrm{D}_{\text {out }} \mathrm{A}, \mathrm{D}_{\text {out }} \mathrm{B}$, high impedance |
| t9 | 60 | ns min | $\overline{\mathrm{CS}}$ rising edge to falling edge pulsewidth |
| $\mathrm{t}_{10}$ | 5 | ns min | SCLK falling edge to DoutA, DoutB, high impedance |
|  | 30 | ns max | SCLK falling edge to DoutA, DoutB, high impedance |

All timing specifications given are with a 25 pF load capacitance. With a load capacitance greater than this value, a digital buffer or latch must be used.

## ABSOLUTE MAXIMUM RATINGS

Table 3. AD7266 Stress Ratings

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to AGND | -0.3 V to +7 V |
| DV $\mathrm{DD}^{\text {to }}$ DGND | -0.3 V to +7 V |
| $V_{\text {DRIVE }}$ to DGND | -0.3 V to DV ${ }_{\text {D }}$ |
| $V_{\text {DRIVE }}$ to AGND | -0.3 V to $\mathrm{AV}_{\mathrm{DD}}$ |
| $A V_{D D}$ to $\mathrm{DV}^{\text {DD }}$ | -0.3 V to +0.3 V |
| AGND to DGND | -0.3 V to +0.3 V |
| Analog Input Voltage to AGND | -0.3 V to $\mathrm{AV}^{\text {DD }}+0.3 \mathrm{~V}$ |
| Digital Input Voltage to DGND | -0.3 V to +7V |
| Digital Output Voltage to GND | -0.3 V to $\mathrm{V}_{\text {drive }}+0.3 \mathrm{~V}$ |
| $V_{\text {ref }}$ to AGND | -0.3 V to AV ${ }_{\text {DD }}+0.3 \mathrm{~V}$ |
| Input Current to Any Pin Except Supplies ${ }^{1}$ | $\pm 10 \mathrm{~mA}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| LFCSP Package |  |
| $\theta_{\mathrm{JA}}$ Thermal Impedance | $108.2^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {лc }}$ Thermal Impedance | $32.71{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Lead Temperature, Soldering Reflow Temperature (10-30 sec) | $255^{\circ} \mathrm{C}$ |
| ESD | TBD |

${ }^{1}$ Transient currents of up to 100 mA will not cause SCR latch up.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTIONAL DESCRIPTIONS



Figure 2. AD7266 Pin Configuration

Table 4. AD7266 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 4,20 | $D_{C A P} A$, <br> $D_{C A P} B$ | Decoupling capacitors (470nF recommended) are connected to these pins to decouple the reference buffer for <br> each respective ADC. The on-chip reference can be taken from these pins and applied externally to the rest of a <br> system. The range of the external reference is dependent on the analog input range selected. See the Reference <br> Configuration Options section. <br> Analog Inputs of ADC A. These may be programmed as six single-ended channels or three true differential analog <br> input channel pairs. See Table 6. |
| Analog Inputs of ADC B. These may be programmed as six single-ended channels or three true differential analog |  |  |
| input channel pairs. See Table 6. |  |  |


| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 21 | RANGE | Analog Input Range Selection. Logic input. The polarity on this pin will determine what input range the analog <br> input channels will have. On the falling edge of $\overline{C S}$, the polarity of this pin is checked to determine the analog <br> input range of the next conversion. If this pin is tied to a logic low, the analog input range is 0 V to VREF. If this pin <br> is tied to a logic high when $\overline{C S}$ goes low, the analog input range is $2 \times$ VREF. |
| $25-23$ | A0-A2 | Multiplexer Select. Logic inputs. Thess inputs are used to select the pair of channels to be converted <br> simultaneously, i.e., Channel 1 of both ADC A and ADC B, Channel 2 of both ADC A and ADC, and so on. The pair of <br> channels selected may be two single ended channels or two differential pairs. The logic states of these pins are <br> checked upon the falling edge of $\overline{C S}$, and the multiplexer is set up for the next conversion. See Table 6 for <br> multiplexer address decoding. <br> Logic Input. This pin selects whether the analog inputs are configured as differential pairs or single ended. A logic <br> low selects differential operation while a logic high selects single ended operation. |
| 2 | SGL/DIFF |  |
| REF SELECT | Internal/External reference Selection. Logic Input. If this pin is tied to GND, the on-chip 2.5 V reference is used as <br> the reference source for both ADC A and ADC B. In addition, Pins DCAPA and DCAPB must be tied to decoupling <br> capacitors. If the REF SELECT pin is tied to a logic high, an external reference can be supplied to the AD7266 <br> through the DCAPA and/or DCAPB pins. |  |

## TERMINOLOGY

## Differential Nonlinearity

This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

## Integral Nonlinearity

This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a point 1 LSB below the first code transition, and full scale, a point 1 LSB above the last code transition.

## Offset Error

This applies to Straight Binary output coding. It is the deviation of the first code transition $(00 \ldots 000)$ to $(00 \ldots 001)$ from the ideal, i.e., AGND + 1 LSB.

## Offset Error Match

This is the difference in Offset Error between the two channels.

## Gain Error

This applies to Straight Binary output coding. It is the deviation of the last code transition $(111 \ldots 110)$ to $(111 \ldots 111)$ from the ideal (i.e., VREF - 1 LSB) after the offset error has been adjusted out.

## Gain Error Match

This is the difference in Gain Error between the two channels.

## Zero Code Error

This applies when using twos complement output coding in particular with the $2 \times V_{\text {ref }}$ input range as $-V_{\text {ReF }}$ to $+V_{\text {ref }}$ biased about the $V_{\text {REF }}$ point. It is the deviation of the midscale transition (all 1s to all 0 s) from the ideal $\mathrm{V}_{\text {IN }}$ voltage, i.e., $\mathrm{V}_{\text {ReF }}-1$ LSB.

## Zero Code Error Match

This refers to the difference in Zero Code Error between the two channels.

## Positive Gain Error

This applies when using twos complement output coding in particular with the $2 \times V_{\text {REF }}$ input range as $-V_{\text {REF }}$ to $+V_{\text {REF }}$ biased about the $V_{\text {ref }}$ point. It is the deviation of the last code transition $(011 \ldots 110)$ to $(011 \ldots 111)$ from the ideal (i.e., $+V_{\text {ReF }}-$ 1 LSB) after the Zero Code Error has been adjusted out.

## Track-and-Hold Acquisition Time

The track-and-hold amplifier returns into track mode after the end of conversion. Track-and-hold acquisition time is the time required for the output of the track-and-hold amplifier to reach its final value, within $\pm 1 / 2$ LSB, after the end of conversion.

## Signal to (Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the sum of all non-fundamental signals up to half the sampling frequency ( $\mathrm{f}_{\mathrm{s}} / 2$ ), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N -bit converter with a sine wave input is given by:

$$
\text { Signal to }(\text { Noise }+ \text { Distortion })=(6.02 N+1.76) d B
$$

Thus for a 12-bit converter, this is 74 dB .

## Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7266 it is defined as:

$$
T H D(d B)=20 \log \frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}+V_{6}^{2}}}{V_{1}}
$$

where $V_{1}$ is the rms amplitude of the fundamental and $V_{2}, V_{3}$, $V_{4}, V_{5}$ and $V_{6}$ are the rms amplitudes of the second through the sixth harmonics.

## Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $\mathrm{fS} / 2$ and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak.

## Channel-to-Channel Isolation

Channel-to-channel isolation is a measure of the level of crosstalk between channels. It is measured by applying a fullscale ( $2 \times V_{\text {REF }}$ ), 455 kHz sine wave signal to all unselected input channels and determining how much that signal is attenuated in the selected channel with a 10 kHz signal ( 0 V to $\mathrm{V}_{\text {ref }}$ ). The figure given is the worst-case across all twelve channels for the AD7266.

## Preliminary Technical Data

## Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb , any active device with nonlinearities will create distortion products at sum and difference frequencies of $\mathrm{mfa} \pm \mathrm{nfb}$ where $\mathrm{m}, \mathrm{n}=0,1,2,3$, etc. Intermodulation distortion terms are those for which neither $m$ nor $n$ are equal to zero. For example, the second order terms include ( $\mathrm{fa}+\mathrm{fb}$ ) and ( $\mathrm{fa}-\mathrm{fb}$ ), while the third order terms include $(2 \mathrm{fa}+\mathrm{fb}),(2 \mathrm{fa}-\mathrm{fb}),(\mathrm{fa}+2 \mathrm{fb})$ and $(\mathrm{fa}$ -2 fb ).

The AD7266 is tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies.

As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs.

## PSR (Power Supply Rejection)

Variations in power supply will affect the full-scale transition but not the converter's linearity. Power supply rejection is the maximum change in full-scale transition point due to a change in power supply voltage from the nominal value. See Typical Performance Curves.

## THEORY OF OPERATION

## CIRCUIT INFORMATION

The AD7266 is a fast, micropower, dual 12-bit, single supply, A/D converter that operates from a 2.7 V to 5.25 V supply. When operated from a 5 V supply, the AD7266 is capable of throughput rates of 2 MSPS when provided with a TBD MHz clock, and a throughput rate of 1.5 MSPS at 3 V .

The AD7266 contains two on-chip differential track-and-hold amplifiers, two successive approximation A/D converters, and a serial interface with two separate data output pins, and is housed in a 32-lead LFCSP package, which offers the user considerable space-saving advantages over alternative solutions. The serial clock input accesses data from the part but also provides the clock source for each successive approximation ADC . The analog input range for the part can be selected to be a 0 V to $\mathrm{V}_{\text {ref }}$ input or a $2 \times \mathrm{V}_{\text {ref }}$ input with the analog inputs configured as either single ended or differential. The AD7266 has an on-chip 2.5 V reference that can be overdriven if an external reference is preferred.

The AD7266 also features power-down options to allow power saving between conversions. The power-down feature is implemented across the standard serial interface, as described in the Modes of Operation section.

## CONVERTER OPERATION

The AD7266 has two successive approximation analog-todigital converters, each based around two capacitive DACs. Figure 3 and Figure 4 show simplified schematics of one of these ADCs in acquisition and conversion phase, respectively. The ADC is comprised of control logic, a SAR, and two capacitive DACs. In Figure 3 (the acquisition phase), SW3, is closed, SW1 and SW2 are in position A, the comparator is held in a balanced condition, and the sampling capacitor arrays acquire the differential signal on the input.


Figure 3. ADC Acquisition Phase

When the ADC starts a conversion (Figure 4), SW3 opens and SW1 and SW2 move to position B, causing the comparator to become unbalanced. Both inputs are disconnected once the conversion begins. The control logic and the charge redistribution DACs are used to add and subtract fixed amounts of charge from the sampling capacitor arrays to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code. The output impedances of the sources driving the $\mathrm{V}_{\text {IN }+}$ and $\mathrm{V}_{\text {IN- }}$ pins must be matched; otherwise, the two inputs will have different settling times, resulting in errors.


Figure 4. ADC Conversion Phase

## ANALOG INPUT

The analog inputs of the AD7266 may be configured as single ended or true differential via the SGL/DIFF logic pin, as shown in Figure 5. On the falling edge of $\overline{\mathrm{CS}}$, point A , the logic level of the SGL/DIFF pin is checked to determine the configuration of the analog input channels for the next conversion. If this pin is tied to a logic low, the analog input channels to each on-chip ADC are set up as three true differential pairs. If this pin is at a logic high when $\overline{\mathrm{CS}}$ goes low, the analog input channels to each on-chip ADC are set up as six single-ended analog inputs. In Figure 5 at point A, the SGL/DIFF pin is at a logic high so the analog inputs are configured as single-ended for the next conversion, i.e. sampling point B. At point B, the logic level of the SGL/DIFF pin has changed to low; there fore, the analog inputs are configured as differential for the next conversion after this one, even though this current conversion is on single ended configured inputs.


Figure 5. Selecting Differential or Single Ended Configuration

The channels to be converted on simultaneously are selected via the multiplexer address inputs A0 to A2. The logic states of these pins are also checked upon the falling edge of $\overline{\mathrm{CS}}$ and the channels are chosen for the next conversion. The selected input channels are decoded as shown in Table 6.

The analog input range of the AD7266 can be selected as 0 V to $\mathrm{V}_{\text {ref }}$ or 0 V to $2 \times \mathrm{V}_{\text {ref }}$ via the RANGE pin. This selection is made in a similar fashion to that of the SGL/DIFF pin by checking the logic state of the RANGE pin upon the falling edge of $\overline{\mathrm{CS}}$. The analog input range is set up for the next conversion. If this pin is tied to a logic low upon the falling edge of $\overline{\mathrm{CS}}$, the analog input range for the next conversion is 0 V to $\mathrm{V}_{\text {ref. }}$. If this pin is tied to a logic high upon the falling edge of $\overline{\mathrm{CS}}$, the analog input range for the next conversion is 0 V to $2 \times \mathrm{V}_{\text {ref }}$.

## OUTPUT CODING

The AD7266 output coding is set to either twos complement or straight binary depending on which analog input configuration is selected for a conversion. Table 5 shows which output coding scheme is used for each possible analog input configuration.

Table 5 AD7266 Output Coding

| SGL/DIFF | Range | Output Coding |
| :--- | :--- | :--- |
| DIFF | 0 V to $\mathrm{V}_{\text {REF }}$ | Twos Complement |
| DIFF | 0 V to $2 \times \mathrm{V}_{\text {REF }}$ | Twos Complement |
| SGL | 0 V to $\mathrm{V}_{\text {REF }}$ | Straight Binary |
| SGL | 0 V to $2 \times \mathrm{V}_{\text {REF }}$ | Twos Complement |
| PSUEDO DIFF | 0 V to $\mathrm{V}_{\text {REF }}$ | Straight Binary |
| PSUEDO DIFF | 0 V to $2 \times \mathrm{V}_{\text {REF }}$ | Twos Complement |

Table 6. Analog Input Type and Channel Selection

| SGL/DIFF | A2 | A1 | A0 | ADC A |  | ADC B |  | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\mathbf{V}_{\text {IN }+}$ | $\mathrm{V}_{\text {IN- }}$ | $\mathbf{V}_{\mathbf{I N +}}$ | VIN- |  |
| 1 | 0 | 0 | 0 | $\mathrm{V}_{\mathrm{A} 1}$ | AGND | $\mathrm{V}_{\mathrm{B} 1}$ | AGND | Single Ended |
| 1 | 0 | 0 | 1 | $\mathrm{V}_{\text {A } 2}$ | AGND | $V_{B 2}$ | AGND | Single Ended |
| 1 | 0 | 1 | 0 | $\mathrm{V}_{\text {A }}$ | AGND | $V_{\text {B3 }}$ | AGND | Single Ended |
| 1 | 0 | 1 | 1 | $\mathrm{V}_{\text {A }}$ | AGND | $V_{B 4}$ | AGND | Single Ended |
| 1 | 1 | 0 | 0 | $\mathrm{V}_{\text {AS }}$ | AGND | $V_{\text {BS }}$ | AGND | Single Ended |
| 1 | 1 | 0 | 1 | $\mathrm{V}_{\text {A }}$ | AGND | $V_{\text {B6 }}$ | AGND | Single Ended |
| 0 | 0 | 0 | 0 | $\mathrm{V}_{\mathrm{A} 1}$ | $\mathrm{V}_{\text {A } 2}$ | $V_{B 1}$ | $V_{B 2}$ | Fully Differential |
| 0 | 0 | 0 | 1 | $V_{A 1}$ | $V_{\text {A } 2}$ | $V_{B 1}$ | $V_{B 2}$ | Pseudodifferential |
| 0 | 0 | 1 | 0 | $V_{\text {A3 }}$ | $V_{A 4}$ | $V_{B 3}$ | $V_{B 4}$ | Fully Differential |
| 0 | 0 | 1 | 1 | $V_{\text {A3 }}$ | $V_{\text {A } 4}$ | $V_{B 3}$ | $V_{B 4}$ | Pseudodifferential |
| 0 | 1 | 0 | 0 | $V_{\text {A }}$ | $V_{\text {AG }}$ | $V_{B 5}$ | $V_{B 6}$ | Fully Differential |
| 0 | 1 | 0 | 1 | $V_{\text {AS }}$ | $V_{A 6}$ | $V_{B 5}$ | $V_{B 6}$ | Pseudodifferential |

## TRANSFER FUNCTIONS

The designed code transitions occur at successive integer LSB values (i.e., 1 LSB, 2 LSB, and so on). The LSB size is $V_{\text {ref }} / 4096$. The ideal transfer characteristic for the AD7266 when straight binary coding is output is shown in Figure 6, and the ideal transfer characteristic for the AD7266 when twos complement coding is output is shown in Figure 7.


Figure 6. Straight Binary Transfer Characteristic


Figure 7. Twos Complement Transfer Characteristic with $V_{\text {REF }} \pm V_{\text {REF }}$ Input Range

## DIGITAL INPUTS

The digital inputs applied to the AD7266 are not limited by the maximum ratings that limit the analog inputs. Instead, the digital inputs applied can go to 7 V and are not restricted by the $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ limit as on the analog inputs. See the Absolute Maximum Ratings. Another advantage of SCLK, RANGE, A0-A2, and $\overline{C S}$ not being restricted by the $V_{D D}+0.3 \mathrm{~V}$ limit is that power supply sequencing issues are avoided. If one of these digital inputs is applied before $V_{D D}$, there is no risk of latch-up, as there would be on the analog inputs if a signal greater than 0.3 V were applied prior to $\mathrm{V}_{\mathrm{DD}}$.

## $V_{\text {Drive }}$

The AD7266 also has the $\mathrm{V}_{\text {DRIVE }}$ feature, which controls the voltage at which the serial interface operates. VRRIVE allows the ADC to easily interface to both 3 V and 5 V processors. For example, if the AD7266 was operated with a $V_{D D}$ of 5 V , the VDrive pin could be powered from a 3 V supply, allowing a large dynamic range with low voltage digital processors. For example, the AD7266 could be used with the $2 \times V_{\text {REF }}$ input range, with a $\mathrm{V}_{\mathrm{DD}}$ of 5 V while still being able to interface to 3 V digital parts.

## MODES OF OPERATION

The mode of operation of the AD7266 is selected by controlling the (logic) state of the $\overline{\mathrm{CS}}$ signal during a conversion. There are three possible modes of operation: normal mode, partial powerdown mode, and full power-down mode. The point at which $\overline{\mathrm{CS}}$ is pulled high after the conversion has been initiated determines which power-down mode, if any, the device enters. Similarly, if already in a power-down mode, $\overline{\mathrm{CS}}$ can control whether the device returns to normal operation or remains in power-down. These modes of operation are designed to provide flexible power management options. These options can be chosen to optimize the power dissipation/throughput rate ratio for differing application requirements.

## NORMAL MODE

This mode is intended for fastest throughput rate performance since the user does not have to worry about any power-up times with the AD7266 remaining fully powered all the time. Figure 8 shows the general diagram of the operation of the AD7266 in this mode.


Figure 8. Normal Mode Operation

The conversion is initiated on the falling edge of $\overline{\mathrm{CS}}$, as described in the Serial Interface section. To ensure that the part remains fully powered up at all times, $\overline{\mathrm{CS}}$ must remain low until at least 10 SCLK falling edges have elapsed after the falling edge of $\overline{\mathrm{CS}}$. If $\overline{\mathrm{CS}}$ is brought high any time after the $10^{\text {th }}$ SCLK falling edge but before the $14^{\text {th }}$ SCLK falling edge, the part remains powered up but the conversion is terminated and Dour $A$ and $\mathrm{D}_{\text {out }} \mathrm{B}$ go back into three-state. Fourteen serial clock cycles are required to complete the conversion and access the conversion result. The DOUT line does not return to three-state after 14 SCLK cycles have elapsed, but instead does so when $\overline{\mathrm{CS}}$ is brought high again. If $\overline{\mathrm{CS}}$ is left low for another 2 SCLK cycles (e.g. if only a 16 SCLK burst is available), two trailing zeros are clocked out after the data. If $\overline{\mathrm{CS}}$ is left low for a further 16 SCLK cycles again, the result from the other ADC on board is also
accessed on the same DOUT line, as shown in Figure TBD (see the Serial Interface section). The identification bit provided prior to each conversion result identifies which on-board ADC the following result is from. Once 32 SCLK cycles have elapsed, the DOUT line returns to three-state on the $32^{\text {nd }}$ SCLK falling edge. If $\overline{\mathrm{CS}}$ is brought high prior to this, the DOUT line returns to three-state at that point. Thus, $\overline{\mathrm{CS}}$ may idle low after 32 SCLK cycles until it is brought high again sometime prior to the next conversion (effectively idling $\overline{\mathrm{CS}}$ low), if so desired, since the bus still returns to three-state upon completion of the dual result read.

Once a data transfer is complete and $\mathrm{D}_{\text {out }} \mathrm{A}$ and Dout B have returned to three-state, another conversion can be initiated after the quiet time, $\mathrm{t}_{\text {Quiet, }}$ has elapsed by bringing $\overline{\mathrm{CS}}$ low again.

## PARTIAL POWER-DOWN MODE

This mode is intended for use in applications where slower throughput rates are required. Either the ADC is powered down between each conversion, or a series of conversions may be performed at a high throughput rate and the ADC is then powered down for a relatively long duration between these bursts of several conversions. When the AD7266 is in partial power-down, all analog circuitry is powered down except for the on-chip reference and reference buffer.

To enter partial power-down, the conversion process must be interrupted by bringing $\overline{\mathrm{CS}}$ high anywhere after the second falling edge of SCLK and before the $10^{\text {th }}$ falling edge of SCLK, as shown in Figure 9. Once $\overline{\mathrm{CS}}$ has been brought high in this window of SCLKs, the part enters partial power-down, the conversion that was initiated by the falling edge of $\overline{\mathrm{CS}}$ is terminated, and $D_{\text {out }} A$ and $D_{\text {out }} B$ go back into three-state. If $\overline{\mathrm{CS}}$ is brought high before the second SCLK falling edge, the part remains in normal mode and does not power down. This avoids accidental power-down due to glitches on the $\overline{\mathrm{CS}}$ line.


Figure 9. Entering Partial Power-Down Mode

To exit this mode of operation and power up the AD7266 again, a dummy conversion is performed. On the falling edge of $\overline{\mathrm{CS}}$, the device begins to power up, and continues to power up as long as $\overline{\mathrm{CS}}$ is held low until after the falling edge of the $10^{\text {th }}$ SCLK. The device is fully powered up after approximately $1 \mu \mathrm{~s}$ has elapsed, and valid data results from the next conversion, as shown in Figure 10. If $\overline{\mathrm{CS}}$ is brought high before the second falling edge of SCLK, the AD7266 again goes into partial powerdown. This avoids accidental power-up due to glitches on the $\overline{\mathrm{CS}}$ line. Although the device may begin to power up on the falling edge of $\overline{\mathrm{CS}}$, it powers down again on the rising edge of $\overline{\mathrm{CS}}$. If the AD7266 is already in partial power-down mode and $\overline{\mathrm{CS}}$ is brought high between the second and $10^{\text {th }}$ falling edges of SCLK, the device enters full power-down mode.

## FULL POWER-DOWN MODE

This mode is intended for use in applications where throughput rates slower than those in the partial power-down mode are required, as power-up from a full power-down takes substantially longer than that from partial power-down. This mode is more suited to applications where a series of conversions performed at a relatively high throughput rate are followed by a long period of inactivity and thus power-down. When the

AD7266 is in full power-down, all analog circuitry is powered down. Full power-down is entered in a similar way as partial power-down, except the timing sequence shown in Figure 9 must be executed twice. The conversion process must be interrupted in a similar fashion by bringing $\overline{\mathrm{CS}}$ high anywhere after the second falling edge of SCLK and before the $10^{\text {th }}$ falling edge of SCLK. The device enters partial power-down at this point. To reach full power-down, the next conversion cycle must be interrupted in the same way, as shown in Figure TBD. Once $\overline{\mathrm{CS}}$ has been brought high in this window of SCLKs, the part powers down completely.

Note that it is not necessary to complete the 14 SCLKs once $\overline{\mathrm{CS}}$ has been brought high to enter a power-down mode.

To exit full power-down and power the AD7266 up again, a dummy conversion is performed, as when powering up from partial power-down. On the falling edge of $\overline{\mathrm{CS}}$, the device begins to power up and continues to power up as long as $\overline{\mathrm{CS}}$ is held low until after the falling edge of the $10^{\text {th }}$ SCLK. The power-up time required must elapse before a conversion can be initiated, as shown in Figure TBD. See the Power-Up Times section for the power-up times associated with the AD7266.


Figure 10. Exiting Partial Power-Down Mode

## SERIAL INTERFACE

Figure 11 shows the detailed timing diagram for serial interfacing to the AD7266. The serial clock provides the conversion clock and controls the transfer of information from the AD7266 during conversion.

The $\overline{\mathrm{CS}}$ signal initiates the data transfer and conversion process. The falling edge of $\overline{\mathrm{CS}}$ puts the track and hold into hold mode and takes the bus out of three-state; the analog input is sampled at this point. The conversion is also initiated at this point and requires a minimum of 14 SCLKs to complete. Once 13 SCLK falling edges have elapsed, the track-and-hold will go back into track on the next SCLK rising edge, as shown in Figure 11 at point B . If a 16 SCK transfer is used then 2 trailing zeros will appear after the final LSB. On the rising edge of $\overline{\mathrm{CS}}$, the conversion will be terminated and Dout A and $\mathrm{Dout}_{\mathrm{B}} \mathrm{B}$ will go back into three-state. If $\overline{\mathrm{CS}}$ is not brought high but is instead held low for a further 14 (or 16) SCLK cycles on DoutA, the data from conversion B will be output on $\mathrm{Dour}^{\mathrm{A}}$ (followed by 2 trailing zeros). Likewise, if $\overline{\mathrm{CS}}$ is held low for a further 14 (or 16) SCLK cycles on DoutB, the data from conversion A will be output on DoutB. This is illustrated in Figure 12 where the case
for DoutA is shown. Note that in this case, the Dout line in use will go back into three-state on the 32nd SCLK falling edge or the rising edge of $\overline{\mathrm{CS}}$, whichever occurs first.

A minimum of fourteen serial clock cycles are required to perform the conversion process and to access data from one conversion on either data line of the AD7266. $\overline{\mathrm{CS}}$ going low provides the leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out by subsequent SCLK falling edges, beginning with a second leading zero. Thus the first falling clock edge on the serial clock has the leading zero provided and also clocks out the second leading zero. The 12 bit result then follows with the final bit in the data transfer valid on the fourteenth falling edge, having being clocked out on the previous (thirteenth) falling edge. In applications with a slower SCLK, it may be possible to read in data on each SCLK rising edge depending on the SCLK frequency used, i.e., the first rising edge of SCLK after the $\overline{\mathrm{CS}}$ falling edge would have the leading zero provided and the thirteenth rising SCLK edge would have DB0 provided.


Figure 11 Serial Interface Timing Diagram


Figure 12. Reading data from Both ADCs on One Dout Line with 32 SCLKs

## OUTLINE DIMENSIONS



Figure 13. 32-Lead Frame Chip Scale Package [LFCSP (CP-32)
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MS-026ABA
Figure 14. 32-Lead Thin Flat Quad Package [TQFP] (SU-32)
Dimensions shown in millimeters

AD7266
ORDERING GUIDE

| AD7266 Products | Temperature Package | Package Description | Package Outline |
| :--- | :--- | :--- | :--- |
| AD7266ACP | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Lead Frame Chip Scale Package | $\mathrm{CP}-32$ |
| AD7266BCP | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Lead Frame Chip Scale Package | $\mathrm{CP}-32$ |
| AD7266ASU | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Thin Quad Flat Package | SU-32 |
| AD7266BSU | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Thin Quad Flat Package | SU-32 |
| EVAL-AD7266CB $^{1}$ |  | Evaluation Board |  |
| EVAL-CONTROL BRD2 $^{2}$ |  | Controller Board |  |

${ }^{1}$ This can be used as a stand-alone evaluation board or in conjunction with the EVAL-CONTROL Board for evaluation/demonstration purposes.
${ }^{2}$ This board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators. To order a complete evaluation kit, the particular ADC evaluation board, e.g., EVAL-AD7266CB, the EVAL-CONTROL BRD2, and a 12V transformer must be ordered. See relevant Evaluation Board Technical note for more information.


[^0]:    'Protected by U.S. Patent No. 6,681,332.

