This product is obsolete.
This information is available for your convenience only.

For more information on Zarlink's obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete products/

## THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS

## SP8799

## $225 \mathrm{MHz} \div 10 / 11$ TWO MODULUS DIVIDER

The SP8799 is a low power programmable $\div 10 / 11$ counter. It divides by 10, when the control input is in the high state and by 11 when in the low state. An internal voltage regulator allows operation from a wide range of supply voltages.

## FEATURES

Very Low Power

- Control Input and Output CMOS/TTL Compatible
- AC Coupled Input
- Operation up to 9.5 V using Internal Regulator


## QUICK REFERENCE DATA



Figure 1 Pin connections - top view

## ABSOLUTE MAXIMUM RATINGS

Supply voltage
Supply voltage
Storage temperature range
Max. Junction temperature
Max. clock input voltage
Vcc2
6.0 V pins 7 \& 8 tied 13.5 V pin 8 , pin 7 decoupled
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$+175^{\circ} \mathrm{C}$
2.5 V p-p

Max. 10V

Figure 2 : Functional diagram SP8799

## SP8799

## ELECTRICAL CHARACTERISTICS

Test conditions (unless otherwise stated):]
Supply voltage : Vcc $1 \& 2=5.2 \pm 0.25 \mathrm{~V}$ or 6.8 V to 9.5 V (see Operating Note 7 ):
Vee $=0 \mathrm{~V}$; Temperature $\mathrm{Tamb}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Characteristics | Symbol | Value |  | Units | Notes | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |  |
| Maximum frequency (sinewave input)) | $f_{\text {max }}$ | 225 |  | MHz | Note 4 | Input $=200-800 \mathrm{mV}$ p-p |
| Minimum frequency (sinewave input) | $f_{\text {min }}$ |  | 20 | MHz | Note 4 | Input $=400-800 \mathrm{mV}$ p-p |
| Power supply current | lee |  | 7 | mA | Note 4 |  |
| Control input high voltage | VINH | 4 |  | V | Note 4 |  |
| Control input low voltage | Vinl |  | 2 | V | Note 4 |  |
| Output high voltage | Vor | 2.4 |  | V | Note 4 | Pins 2, 7 and 8 linked $\mathrm{Vcc}=4.95 \mathrm{~V} \text { Іон }=100 \mu \mathrm{~A}$ |
| Output low voltage | Vol |  | 0.5 | V | Note 4 | Pin 2 linked to 8 and 7 $\mathrm{loL}=1.6 \mathrm{~mA}$ |
| Set up time | ts | 14 |  | ns | Note 3 | $25^{\circ} \mathrm{C}$ |
| Release time | tr | 20 |  | ns | Note 3 | $25^{\circ} \mathrm{C}$ |
| Clock to output propagation time | tp |  | 45 | ns | Note 3 | $25^{\circ} \mathrm{C}$ |

NOTES

1. Unless otherwise stated the electrical characteristics are guaranteed over full specified supply, frequency and temperature range.
2. The test configuration for dynamic testing is shown in Fig.6.

Guaranteed but not tested.
Tested onlt at $25^{\circ} \mathrm{C}$


## TRUTH TABLE FOR CONTROL INPUTS

| Control <br> input | Division Ratio |
| :---: | :---: |
| 0 | 11 |
| 1 | 10 |

Figure 3 : Timing diagramSP8799

## NOTES

The set-up time ts is defined as the minimum time that can elapse between a $L \rightarrow H$ transition of the control input and the next $L \rightarrow H$ clock pulse transition to ensure that the $\div 10$ mode is selected.
The release time tr is defined as the minimum time that can elapse between a $\mathrm{H} \rightarrow \mathrm{L}$ transition of the control input and the next $\mathrm{L} \rightarrow \mathrm{H}$ clock pulse transition to ensure that the $\div 11$ mode is selected.

*Tested as specified
in table of
Electrical Characteristics

Figure 4 : Input sensitivity SP8799

## OPERATING NOTES

1. The clock input (Pin 5 ) should be capacitively coupled to the signal source. The input signal path is completed by coupling a capacitor from the internal bias decoupling, Pin 6 to ground.
2. The output stage which is normally open collector (Pin 2 open circuit) can be interfaced to CMOS. The open collector can be returned to a +10 V line via a 5 k resistor but the output sink current should not exceed 2 mA . If interfacing to TTL is required then Pins 2 and 7 should be connected together to give a fan-out $=1$. This will increase supply current by approximately 2 mA .
3. The circuit will operate down to DC but a slew rate of better than $20 \mathrm{~V} / \sim s$ is required.
4. The mark space ratio of the output is approximately 1.2:1 at 200 MHz .
5. Input impedance is a function of frequency. See Fig.5.
6. If no signal is present the device will self-oscillate. If this is undesirable it may be prevented by connecting a 150k between unused input and ground. This reduces the input sensitivity by typically $50-100 \mathrm{mV}$ p-p.
7. The internal regulator has its input connected to Pin 8, while the internal reference voltage appears at Pin 7 and should be decoupled. For use from a 5.2 V supply, Pins 7 and 8 should be connected together, and 5.2V applied to these pins. For operation from supply voltages in the range +6.8 V to +9.5 V , Pins 7 and 8 should be separately decoupled, and the supply voltage applied to Pin 8.


Figure 5 : Typical impedance. Test conditions: supply voltage 5.2 V , ambient temperature $25^{\circ} \mathrm{C}$, frequencies in MHz , impedance normalised to 50 ohms.


Figure 6 : Toggle frequency test circuit

## For more information about all Zarlink products visit our Web Site at

 www.zarlink.comInformation relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's $I^{2} \mathrm{C}$ components conveys a licence under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent rights to use these components in and $\mathrm{I}^{2} \mathrm{C}$ System, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright Zarlink Semiconductor Inc. All Rights Reserved.

