

Low Power 10BASE-FL Transceiver

GENERAL DESCRIPTION


The ML4667 is a low power high output current pin compatible version of the industry standard ML4662. The ML4667 10Base-FL transceiver combined with either the ML4622 or ML4624 fiber optic quantizer provide all functionality required to implement both an internal and external IEEE 802.3 10Base-FL MAU interface that allows it to be directly connected to industry standard manchester encoder/decoder chips or and AUI cable.

The ML4667 provides a highly integrated solution that requires a minimal number of external components. The ML4667 is compliant to the IEEE 802.3 10Base-FL standard. The transmitter offers a 100mA maximum current driven output that directly drives a fiber optic LED transmitter. Jabber, a 1MHz idle signal, and SQE Test are fully integrated onto the chip.

The receiver accepts and ECL level input from the ML4622 or ML4624 fiber optic quantizer. The 1MHz idle signal is removed and the AUI output is activated when the receive squelch criteria is exceeded. A Link Monitor function is also provided for low light detection.


FEATURES

- Combined with the ML4622 or ML4624, offers a complete implementation of an 10Base-FL Medium Attachment Unit (MAU)
- Pin compatible with the ML4662 Transceiver
- Incorporates an AU interface for use in an external MAU or an internal MAU
- 100mA max LED output current drive
- Single +5 volt supply ±10%
- No crystal or clock required
- On-chip Jabber, 1MHz idle, and SQE Test with enable/ disable option
- Five network status LED outputs



PIN CONNECTION

ML4667 28-Pin PLCC (Q28)



PIN DESCRIPTION

PIN	NAME	FUNCTION	PIN	NAME	FUNCTION
1	CLSN	Indicates that a collision is taking place. Active low LED driver, open collector. Event is extended with internal timer for visibility.	19	NC/PEAK	Normally this pin can be left floating. (tying it to GND or V _{CC} is OK too.) Some fiber optic LEDs may need an additional peaking circuit
2 3	COL+ COL-	Gated 10MHz oscillation used to indicate a collision, SQE test, or jabber. Balanced differential line driver outputs that meet AUI specifications.			to speed-up the rise and fall times. For this case, tie pin 19 (NC/PEAK) to pin 18 (TxOUT). When using the HP HFBR 1414, let pin 19 float. Using the peaking circuit may deteriorate optical overshoot and undershoot.
4	SQEN/JABD	SQE Test Enable, Jabber Disable. When tied low, SQE test is disabled, when tied high SQE test is enabled.	20	GND	Ground reference.
		When tied to BIAS both SQE test and Jabber are disabled.	21	GND	Ground reference.
5	NC/GND	No connection. This pin may be grounded.	22	<u>IMON</u> _{IN}	Link Monitor Input from the ML4622 or ML4624. This input must be low (active) for the receiver to unsquelch.
6 7	Rx+ Rx–	Manchester encoded receive data output to the local device. Balanced differential line driver outputs that meet AUI specifications.	23	LBDIS	Loopback Disable. When this pin is tied to V _{CC} , the AUI transmit pair data is not looped back to the AUI receive pair, and collision is
8 9	V _{CC} V _{CC}	+5 volt power input.			disabled. When this pin is tied to GND (normal operation), the AUI transmit pair data is looped back to
10 11	Tx+ Tx-	Balanced differential line receiver inputs that meet AUI specifications. These inputs may be transformer, AC or DC coupled. When transformer or AC coupled, the BIAS pin is used to set the common mode voltage	24	<u>LMON</u>	the AUI receiver pair. Link Monitor LED status output. This pin is pulled low when LMON _{IN} is low and there are transitions on RxIN± indicating and
12	RTSET	Sets the current driven output of the transmitter.			idle signal or active data. If either LMON _{IN} goes high or transitions cease on RxIN±, LMON will go high, Active low LED driver, open
13	RRSET	A 1% 61.9k Ω resistor tied from this pin to V_{CC} sets the biasing currents for internal nodes.	25 26	RxIN– RXIN+	collector. Fiber optic receive pair. This ECL
14	NC	No Connection	20	KAIINŦ	level signal is received from the ML6422 or ML4624 fiber optic quantizer. When this signal exceeds
15	XMT	Indicates that transmission is taking place. Active low LED driver, open collector. Event is extended with internal timer for visibility.			the receive squelch requirements, and the LMON _{IN} input is low, the receive data is buffered and sent to the AUI receive outputs.
16	RCV	Indicates that the transceiver is receiving a frame from the optical input. Active low LED driver, open collector. Event is extended with	27	BIAS	BIAS output voltage for the AUI Tx+, Tx- inputs when they are AC coupled.
		internal timer for visibility.	28	JAB	Jabber network status LED. When in the Jabber state, this pin will be low
17	$V_{CC}Tx$	+5 volt supply for LED driver.			and the transmitter will be disabled. In the Jabber "OK" state this pin will
18	TxOUT	Fiber optic LED driver output.			be high. Open collector TTL output.

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

Power Supply Voltage Range
V _{CC} GND -0.3 to 6V
Input Voltage Range
Digital Inputs (SQEN, LMON _{IN} , LBDIS)
GND -0.3 to $V_{CC} + 0.3$
Tx+, $Tx-$, $RxIN+$, $RxIN-$
Input Current
RRSET, RTSET, JAB, CLSN, XMT, RCV, LMON 60mA

Output Current	
TxOUT	120mA
Junction Temperature	
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering)	260°C
Thermal Resistance (θ_{IA})	

OPERATING CONDITIONS

Supply Voltage (V _{CC}) 5V ±	5%
LED on Current	
RRSET $61.9k\Omega \pm$	1%
RTSET	1%

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, T_A = Operating Temperature Range, V_{CC} = 5V \pm 10% (Note 1)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I _{CC}	Power Supply Current I _{CC} : While Transmitting	$V_{CC} = 5V$, RTSET = 162Ω (Note 2)			120	mA
V _{OL}	LED Drivers	I _{OL} = 10mA (Note 3)			0.8	V
I _{OUT}	Transmit Peak Output Current	RTSET = 162Ω , $V_{CC} = V_{CC}Tx = 5V \pm 5\%$ (Note 4)	47	52	60	mA
V_{SQ}	Transmit Squelch Voltage Level (Tx+, Tx-)		-300	-250	-200	mV
V _{INCM}	Common mode Input Voltage (Tx±, RxIN±)		2		V _{CC} – 0.5	V
V _{DO}	Differential Output Voltage (Rx±, COL±)		±550		±1200	mV
V _{CM}	Common Mode Output Voltage (Rx±, COL±)			4.0		V
V _{DOO}	Differential Output Voltage Imbalance (Rx±, COL±)				±40	mV
V _{BIAS}	BIAS Voltage			3.2		V
V _{SQE}	SQE/JABD	SQE Test Disable Both Disabled Both Enabled	1.5 V _{CC} – 0.5		0.3 V _{CC} – 2	V
V_{LBTH}	LBDIS Threshold	Disabled Enabled	V _{CC} – 0.10		1	V V

AC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
TRANSMIT		•			1
F _{TXIDF}	Transmit Idle Frequency	0.85		1.25	MHz
P _{TXDC}	Transmit Idle Duty Cycle	45		55	%
t _{TXNPW}	Transmit Turn-On Pulse Width		20		ns
t _{TXODY}	Transmit Turn-On Delay			200	ns
t _{TXLP}	Transmit loopback Start up Delay			500	ns
t _{TXFPW}	Transmit Turn Off Pulse Width		180		ns
t _{TXSOI}	Transmit Start of Idle	400		2100	ns
t _{TXSDY}	Transmit Steady State Propagation Delay		15	50	ns
t _{TXJ}	Transmit Jitter into 31Ω Load			±1.5	ns
RECEIVE					
F _{RXSFT}	Receive Squelch Frequency Threshold	2.51		4.5	MHz
t _{RXODY}	Receive Turn-On Delay			270	ns
t _{RXFX}	Last Bit Received to Slow Decay Output	230	300		ns
t _{RXSDY}	Receive Steady State Propagation Delay		15	50	ns
t _{RXJ}	Receive Jitter			±1.5	ns
t _{AR}	Differential Output Rise Time 20% to 80% (Rx±, COL±)		4		ns
t _{AF}	Differential Output Fall Time 20% to 80% (Rx±, COL±)		4		ns
COLLISION		<u>'</u>			
t _{CPSQE}	Collision Present to SQE Assert	0		350	ns
t _{SQEXR}	Time for SQE to Deactivate After Collision	0		700	ns
F _{CLF}	Collision Frequency	8.5		11.5	MHz
P _{CLPDC}	Collision Pulse Duty Cycle	40	50	60	%
t _{SQEDY}	SQE Test Delay (Tx Inactive to SQE)	0.6		1.6	μs
t _{SQETD}	SQE Test Duration	0.5	1.0	1.5	μs
JABBER AND LE	D TIMING	<u>'</u>			
t _{JAD}	Jabber Activation Delay	20	70	150	ms
t _{JRT}	Jabber Reset Unjab Time	250	450	750	ms
t _{JSQE}	Delay from Outputs Disabled to Collision Oscillator On		100		ns
t _{LED}	RCV, CLSN, XMT On Time	8	16	32	ms
t _{LLPH}	Low Light Present to LMON High	3	5	10	μs
t _{LLCL}	Low Light Present to LMON Low	250		750	ms

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 2: This does not include the current from the AUI pull-down resistors, or LED status outputs.

Note 3: LED drivers can sink up to 20mA, but V_{OL} will be higher.

Note 4: Does not include prebias current for fiber optic LED which would typically be 3mA.




Figure 1. ML4667 Schematic Diagram

SYSTEM DESCRIPTION

Figure 1 shows a schematic diagram of the ML4667 in an internal or external 10Base-FL MAU. On one side of the transceiver is the AU interface and on the other is the fiber optic interface. The AU interface is AC coupled when used in an external transceiver or can be AC or DC coupled when used in an internal transceiver. The AU interface for an external transceiver includes isolation transformers, some biasing resistors, and a voltage regulator for power.

The fiber optic side of the transceiver requires an external fiber optic transmitter, fiber optic receiver, and the ML4622 or ML4624 fiber optic quantizers. The transmitter uses a current driven output that directly drives the fiber optic transmitter. The receive side of the transceiver accepts the data after passing through the fiber optic receiver and the ML4622/ML4624 fiber optic quantizer.

AU INTERFACE

The AUI interface consists of 3 pairs of signals: DO, CI and DI (Figure 1). The DO pair contains transmit data from the DTE which is received by the transceiver and sent out onto the fiber optic cable. The DI pair contains valid data that has been either received from the fiber optic cable or looped back from the DO, and output through the DI pair to the DTE. The CI pair indicates whether a collision has occurred. It is an output that oscillates at 10MHz if a collision Jabber or SQE Test has taken place, otherwise it remains idle.

When the transceiver is external, these three pair are AC coupled through isolation transformers, while an internal transceiver may be AC or DC coupled. For the AC coupled interface, DO (which is an input) must be DC biased (shifted up in voltage) for the proper common mode input voltage. The BIAS pin serves this purpose. When DC coupled, the transmit pair coming from the serial interface provides this common mode voltage, and the BIAS pin is not connected.

The two 39Ω 1% resistors tied to the Tx+ and Tx– pins provide a point to connect the common mode bias voltage as discussed above, and they provide the proper matching termination for the AUI cable. The CI and DI pair, which are output from the transceiver to the AUI cable, require 360Ω pull down resistors when terminated with a 78Ω load. However on a DTE card, CI and DI do not need 78Ω terminating resistors. This also means that the pull down resistors on CI and DI can be $1k\Omega$ or greater depending upon the particular Manchester encoder/decoder chip used. Using higher value pull down resistors as in a DTE card will save power.

The AUI drivers are capable of driving the full 50 meters of cable length and have a rise and fall time of typically 4ns. In the idle state, the outputs go to the same voltage to prevent DC standing current in the isolation transformers.

TRANSMISSION

The transmit function consists of detecting the presence of data from the AUI DO input (Tx+, Tx-) and driving that data onto the fiber optic LED transmitter. A positive signal on the Tx+ lead relative to the Tx- lead of the DO circuit will result in no current, hence the fiber optic LED is in a low light condition. When Tx+ is more negative than Tx-, the ML4667 will sink current into the chip and the LED will light up.

Before data will be transmitted onto the fiber optic cable from the AUI interface, it must exceed the squelch requirements for the DO pair. The Tx squelch circuit serves the function of preventing any noise from being transmitted onto the fiber. This circuit rejects signals with pulse widths less than typically 20ns (negative going), or with levels less than –250mV. Once Tx squelch circuit has unsquelched, it looks for the start of idle signal to turn on the squelch circuit again. The transmitter turns on the squelch again when it receives an input signal at TxIN± that is more positive than –250mV for more than approximately 180ns.

At the start of a packet transmission, no more than 2 bits are received from the DO circuit and are not transmitted onto the fiber optic cable. The difference between start-up delays (bit loss plus steady-state propagation delay) for any two packets that are separated by 9.6µs or less will not exceed 200ns.

FIBER OPTIC LED DRIVER

The output stage of the transmitter is a current mode switch which develops the output light by sinking current through the LED into the TxOUT pin. Once the current requirement for the LED is determined, the RTSET resistor is selected. The following equation is used to select the correct RTSET resistor:

$$RTSET = \left(\frac{52mA}{I_{OUT}}\right)162\Omega \tag{1}$$

The ML4667 transmitter provides a 100mA maximum current output which requires the RTSET resistor to equal 60Ω . The transmitter enters the idle state when it detects start of idle on Tx+ and Tx- input pins. After detection, the transmitter switches to a 1MHz output idle signal.

The output current is switched through the TxOUT pin during the on cycle, and through the $V_{CC}Tx$ pin during the off cycle (Figure 2). Since the sum of the current in these two pins is constant, $V_{CC}Tx$ should be connected as close as possible to the V_{CC} connection for the LED (Figure 2).




Figure 2. Fiber Optic LED Driver Structure.




Figure 3. Converting Optical LED Driver Output to Differential ECL.

If not driving an optical LED directly, a differential output can be generated by tying resistors from V_{CC} Tx and TxOUT to V_{CC} as shown in figure 3. The minimum voltage on these two pins should not be less than $V_{CC} - 2V$.

RECEPTION

The input to the transceiver comes from the ECL outputs of the ML4622 or ML4624. At this point it is a clean digital ECL signal. At the start of packet reception no more than 2.5 bits are received from the fiber cable and not transmitted onto the DI circuit. The receive squelch will reject frequencies lower than 2.51MHz and will also reject any receive input if the LMONIN pin is high.

While in the unsquelch state, the receive squelch circuit looks for the start of idle signal at the end of the packet. Start of idle occurs when the input signal remains idle for more than 160ns. When start of idle is detected, the receive squelch circuit returns to the squelch state and the start of idle signal is output on the DI circuit (Rx+, Rx-).

COLLISION

Whenever the receiver and the transmitter are active at the same time the chip will activate the collision output, except when loopback is disabled (LBDIS = V_{CC}). The collision output is a differential square wave matching the AUI specifications and capable of driving a 78Ω load. The frequency of the square wave is $10MHz \pm 15\%$ with a 60/40 to 40/60 duty cycle. The collision oscillator also is activated during SQE Test and Jabber.

LOOPBACK

The loopback function emulates a 10Base-T transceiver whereby the transmit data sent by the DTE is looped back over the AUI receive pair. Some LAN controllers use this loopback information to determine whether a MAU is connected by monitoring the carrier sense while transmitting. The software can use this loopback information to determine whether a MAU is connected to the DTE by checking the status of carrier sense after each packet transmission.

When data is received by the chip while transmitting, a collision condition exits. This will cause the collision

oscillator to turn on and the data on the DI pair will follow RxIN±. After a collision is detected, the collision oscillator will remain on until either DO or RxIN go idle.

Loopback can be disabled by strapping LBDIS to V_{CC} . In this mode the chip operates as a full duplex transmitter and receiver, and collision detection is disabled. A loopback through the transceiver can be accomplished by tying the fiber transmitter to the receiver.

SQE TEST FUNCTION (SIGNAL QUALITY ERROR)

The SQE test function allows the DTE to determine whether the collision detect circuitry is functional. After each transmission, during the inter-packet gap time, the collision oscillator will be activated for (typically) 1µs. The SQE test will not be activated if the chip is in the low light state, or the jabber on state.

For SQE to operate, the SQEN pin must be tied to V_{CC} . This allows the MAU to be interfaced to a DTE. The SQE test can be disabled by tying the SQEN pin to ground, for a repeater interface.

JABBER FUNCTION REQUIREMENTS

The Jabber function prevents a babbling transmitter from bringing down the network. Within the transceiver is a Jabber timer that starts at the beginning of each transmission and resets at the end of each transmission. If the transmission last longer than 20ms the jabber logic disables the transmitter, and turns on the collision signal COL+, COL-. When Tx+ and Tx- finally go idle, a second timer measures 0.5 seconds of idle time before the transmitter is enabled and collision is turned off. Even though the transmitter is disabled during jabber, the 1MHz idle signal is still transmitted.

LED DRIVERS

The ML4667 has five LED drivers. The LED driver pins are active low, and the LEDs are normally off. The LEDs are tied to their respective pins through a 500Ω resistor to 5 Volts.

The XMT, RCV and CLSN pins have pulse stretchers on them which enables the LEDs to be visible. When transmission or reception occurs, the LED XMT, RCV or CLSN status pins will activate low for several milliseconds. If another transmit, receive or collision conditions occurs before the timer expires, the LED timer will reset and restart the timing. Therefore rapid events will leave the LEDs continuously on. The JAB and LMON LEDs do not have pulse stretchers on them since their conditions occur long enough for the eye to see.

LOW LIGHT CONDITION

The $\overline{\text{LMON}}$ LED output is used to indicate a low light condition. $\overline{\text{LMON}}$ is activated low when both $\overline{\text{LMON}}_{\text{IN}}$ is low and there are transitions on RxIN± less than $3\mu s$ apart. If either one of these conditions do not exist, $\overline{\text{LMON}}$ will go high.

TIMING DIAGRAMS




Figure 4. Transmit and Loopback Timing




Figure 5. Receive Timing




Figure 6. Collision Timing




Figure 7. Collision Timing

TIMING DIAGRAMS




Figure 8. Collision Timing




Figure 9. Collision Timing




Figure 10. Collision Timing




Figure 11. SQE Timing

TIMING DIAGRAMS




Figure 12. Jabber Timing




Figure 13. LED Timing




Figure 14. LED Timing





Figure 15. LED Timing

PHYSICAL DIMENSIONS inches (millimeters)



ORDERING INFORMATION

PART NUMBER	TEMPERATURE	PACKAGE
ML4667CQ	0°C to 70°C	28-Pin PLCC (Q28)

© Micro Linear 1997 Linear is a registered trademark of Micro Linear Corporation

Products described in this document may be covered by one or more of the following patents, U.S.: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,592,128; 5,594,376; Japan: 2598946. Other patents are pending.

Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application.

2092 Concourse Drive San Jose, CA 95131 Tel: 408/433-5200 Fax: 408/432-0295