TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic


TC9447F

Single-Chip Audio Digital Signal Processor

The TC9447F is a single-chip audio digital signal processor incorporating an AD/DA converter. The built-in program memory (ROM) can contain a range of application programs for concert hall acoustic field simulation, for digital filters such as equalizers, and for dynamic range control. In addition, the device includes 64kb of data delay RAM, making external RAM unnecessary.

Features

- Incorporates a 1-bit $\Sigma\Delta$ -type AD converter (two channels). THD: -82dB, S/N ratio: 95dB (typ.)
- Incorporates a 1-bit ΣΔ-type DA converter (four channels). THD: -85dB, S/N ratio: 100dB (typ.)




- A ±10-dB attenuator is built into the DA converter output block (two channels only)
- Each port has a digital input/output (three lead-type)
- A built-in self-boot function automatically sets the coefficients and register values at initialization.
 - Boot ROM : 1024 words × 18 bits
- The DSP block specifications are as follows:

Data bus	: 24 bits
Multiplier/adder	: 24 bits × 16 bits + 43 bits \rightarrow 43 bits
Accumulator	: 43 bits (sign extension: 4 bits)
Program ROM	: $1024 \text{ words} \times 32 \text{ bits}$
Coefficient RAM	: 320 words × 16 bits
Coefficient ROM	$\therefore 256 \text{ words} \times 16 \text{ bits}$
Offset RAM	$: 64 \text{ words} \times 16 \text{ bits}$
Data RAM	$\therefore 256 \text{ words} \times 24 \text{ bits}$
Operation speed	: 44ns (510-step (approx) operation per cycle at fs = 44.1 kHz)
Interface buffer RAM	$1:32 \text{ words} \times 16 \text{ bits}$

- Incorporates data delay RAM.
 - Delay RAM $: 4096 \text{ words} \times 16 \text{ bits} (64 \text{ kbits})$
- The microcontroller interface can be selected between Standard Transmission mode and $\mathrm{I}^2\mathrm{C}$ bus mode.
- CMOS silicon structure supports high speed.
- The package is a 100-pin flat package.


TC9447F



2002-02-05

TOSHIBA

Block Diagram



Pin Function

Pin No.	Symbol	I/O	Function	Remarks
1	ECKO	0	Amp output pin for external clock input	
2	ECKI	Ι	Amp input pin for external clock input	Pulled-down resistor (with on/off switching function)
3	GNDX		Ground pin for oscillator circuit	
4	GNDAL	_	Ground pin for DAC L channel	
5	AOL	0	DAC analog signal output pin (L channel)	
6	VRL	_	DAC reference voltage pin (L channel)	
7	VDAL	_	Power pin for DAC L channel	
8	VDAR	_	Power pin for DAC R channel	
9	VRR	_	DAC reference voltage pin (R channel)	
10	AOR	0	DAC analog signal output pin (R channel)	
11	GNDAR	_	Ground pin for DAC R channel	
12	GNDAC	_	Ground pin for DAC C channel	
13	AOC	0	DAC analog signal output pin (C channel)	
14	AOCT	0	DAC analog signal output pin with attenuator (C channel)	
15	VRC	_	DAC reference voltage pin (C channel)	
16	VDAC	_	Power pin for DAC C channel	
17	VRO	0	Reference voltage pin for attenuator (buffer output)	
18	VRI	Ι	Reference voltage pin for attenuator (buffer input)	
19	VDAS	_	Power pin for DAC S channel	
20	VRS	_	DAC reference voltage pin (S channel)	
21	AOST	0	DAC analog signal output pin with attenuator (S channel)	
22	AOS	0	DAC analog signal output pin (S channel)	
23	GNDAS	_	Ground pin for DAC S channel	
24	GND	_	Ground pin	
25~29	TP0~TP4	0	Test pins (leave open)	
30	VDD	_	Power pin	
31	VDDR	_	Power pin for DLRAM	
32	GNDR	_	Ground pin for DLRAM	
33~40	TP5~TP12	0	Test pins (leave open)	
41	FS	0	Clock output pin (1 fs)	
42	CKO0	0	Clock output pin 0	
43	CKO1	0	Clock output pin 1	
44	GND	_	Ground pin	
45	TP13	0	Test pin (leave open)	
46	MCK	0	MCK clock output pin (256 fs/512 fs/ (384/768 fs))	Push-pull output
47	V _{DD}	_	Power pin	
48~53	TP14~TP19	0	Test pin (leave open)	
54	CKS	Ι	Master clock switching pin	Schmitt input
55	STEP0	Ι	Execution step switching pin 0	Schmitt input
56	STEP1	Ι	Execution step switching pin 1	Schmitt input
57	RST	Ι	Reset pin	Schmitt input

Pin No.	Symbol	I/O	Function	Remarks
58	V _{DD}	_	Power pin	
59	SYNC	Ι	Program SYNC signal input pin	Schmitt input
60	ELRO	Ι	LR clock input pin for serial data output	Schmitt input
61	ELRI	Ι	LR clock input pin for serial data input	Schmitt input
62	EBCO	Ι	Bit clock input pin for serial data output	Schmitt input
63	EBCI	Ι	Bit clock input pin for serial data input	Schmitt input
64	DIN	Ι	Serial data input pin	Schmitt input
65	DOUT	0	Serial data output pin	Push-pull output
66	EM0	Ι	De-emphasis setting pin 0	Schmitt input
67	EM1	Ι	De-emphasis setting pin 1	Schmitt input
68	IFF0	Ι	Interface flag pin 0	Schmitt input
69	IFF1	I	Interface flag pin 1	Schmitt input
70	IFF2	I	Interface flag pin 2	Schmitt input
71	GND	_	Ground pin	
72	CS	Ι	Microcontroller interface chip select signal input pin	Schmitt input
73	IFCK	Ι	Microcontroller interface data shift clock input pin	Schmitt input
74	IFDI	I/O	Microcontroller interface data input pin (Data input/output pin when I ² C bus selected)	Schmitt input/ open drain output
75	IFDO	0	Microcontroller interface data output pin (Leave open when I ^C C bus selected.)	Push-pull output
76	IFOK	0	Microcontroller interface operation flag output pin	Open drain output
77	ACK	0	Microcontroller interface acknowledge output pin	Open drain output
78	ERR	0	Microcontroller interface error flag output pin	Open drain output
79	I ² CS	Ι	Microcontroller interface I ² C bus switching pin	
80	BOOT	Ι	Self-boot control pin	Schmitt input
81	BA0	Ι	Boot address setting pin 0	Schmitt input
82	BA1	Ι	Boot address setting pin 1	Schmitt input
83	VDD	_	Power pin	
84~87	TST0~TST3	Ι	Test pins. Use fixed to low level.	Schmitt input
88	GND	_	Ground pin	
89	VSAL	_	Ground pin for analog mode (ADC L channel)	
90	LIN	I	ADC analog signal input pin (L channel)	
91	AVRL	_	ADC reference voltage pin (L channel)	
92	VDL	_	Power pin for analog mode (ADC L channel)	
93	VDR		Power pin for analog mode (ADC R channel)	
94	AVRR	_	ADC reference voltage pin (R channel)	
95	RIN	Ι	ADC analog signal input pin (R channel)	
96	VSAR	_	Ground pin for analog mode (ADC R channel)	
97	GNDX	Ι	Ground pin for oscillator circuit	
98	XI	I	Crystal oscillator connecting pin (input)	Pulled-down resistor (with on/off switching function)
99	ХО	0	Crystal oscillator connecting pin (output)	
100	VDX	—	Power pin for oscillator circuit	

Operation

1. Pin operations

1 ECK0 Supplies an external clock to ECK1 (for slave operations). 3-24 CK1 When CKS pin = H, oscillation activated. When CKS = L, pulled down internally. 3-24 Omitted — 25-40 TP [12] Test pins (feave open) (TPx description is omitted.) — 41 FS 1 fs output The output frequency is set from the microcontroller. (CMD-40h) 2 1 0 Fixed to L (initial value) 0 0 1 fs2 42, 43 CK0 [1:0] 0 1 fs2 0 0 Fixed to L (initial value) 0 0 1 fs2 42, 43 CK0 [1:0] 0 1 fs4 1 1 fs2 0 0 fs64 1 1 fs2 0 1 fs2 0 1 fs2 0 1 fs2 1 fs2 <t< th=""><th>Pin No.</th><th>Symbol</th><th></th><th colspan="11">Function</th></t<>	Pin No.	Symbol		Function											
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1	ECKO	Supplies a	n external	clock to ECKI (for	slav	e operati	ons)							
25-40 TP [0:12] Test pins (leave open) (TPx description is omitted.) 41 FS 1 is output 41 FS 1 is output pins. The output frequency is set from the microcontroller. (CMD-40h)	2	ECKI	When CKS	Vhen CKS pin = H, oscillation activated. When CKS = L, pulled down internally.											
41 FS 1 fs output 41 FS 1 fs output pins. The output frequency is set from the microcontroller. (CMD-40h)	3~24	Omitted													
Timing output pins. The output frequency is set from the microcontroller. (CMD-40h)42, 43CKO [1:0] $\begin{bmatrix} CKOSO \\ 2 & 1 & 0 \\ 0 & 1 & fis2 \\ 1 & 0 & fixed to L (initial value) \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ 1 & 0 & fis4 \\ 1 & fis2 \\ $	25~40	TP [0:12]	Test pins (I	Fest pins (leave open) (TPx description is omitted.)											
$42, 43 CKO [1:0] \qquad \boxed{\begin{array}{ c c c } \hline CKOS0 \\ \hline 2 & 1 & 0 \\ \hline 2 & 1 & 0 \\ \hline 2 & 1 & 0 \\ \hline 0 & 1 & 52 \\ \hline 1 & 532 \\ \hline 1 & 53$	41	FS	1 fs output												
$42, 43 CKO [1:0] \qquad \boxed{2 1 0} CKO0 \\ \hline 0 0 Fixed to L (initial value) \\ \hline 1 fs2 \\ \hline 0 0 fs4 \\ \hline 1 fs8 \\ \hline 1 1 fs8 \\ \hline 1 0 fs4 \\ \hline 1 fs8 \\ \hline 1 0 fs4 \\ \hline 1 fs2 \\ \hline 1 0 fs4 \\ \hline 1 fs2 \\ \hline 1 0 fs4 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 0 fs6 \\ \hline 1 fs2 \\ \hline 1 0 fs6 \\ \hline 1 E CK \\ \hline 1 CK \\ S S CF \\ CK \\ S $			Timing out	put pins. T	he output frequenc	:y is	set from	the	microco	ontrolle	er. (C	MD-40h)			
$42, 43 CKO [1:0] \qquad \left \begin{array}{c c c c } 2 & 1 & 0 & Fixed to L (initial value) \\ \hline 0 & 1 & fs2 \\ \hline 1 & 0 & fs4 \\ \hline 1 & fs8 \\ \hline 1 & 0 & fs4 \\ \hline 1 & fs8 \\ \hline 1 & 0 & fs4 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs4 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs4 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs4 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs2 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs2 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs2 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs2 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & 1 & fs12 \\ \hline 1 & 0 & fs64 \\ \hline 1 & fo7 \\ \hline 1$				KOS0	СКО			C	KOS'	1	CKO1				
$42, 43 CKO [1:0] \qquad \left \begin{array}{c} 0 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\$			2						2	1	-		_		
42, 43CKO [1:0] 1 0 1 0 $fs4$ 1 0 1 $fs3$ 1 1 $fs3$ 1 0 1 $fs3$ 1 1 $fs3$ 1 0 1 $fs3$ 1 1 $fs3$ 1 0 1 $fs4$ 1 $fs3$ 1 0 $fs4$ 1 1 46 MCK MCK MCK MCK MCK 0 $frid<0$ 1 0 $fs1$ 1 0 $fs2$ fs $fs1$ 54 CKS $Source Oscillation steector pin1fs255fs1fs1fs2fs1fs355fs1fs1$				0	-	val	ue)			0					
42, 43 CKO [1:0] 1			0						0						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	42, 43	CKO [1:0]		1	-			-		1	-	-			
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$								-							
1 1 0 fs64 1 1 fs64				0	fs16					0	0	fs16			
1 1			1	1	fs32				1		1	fs32			
46 MCK Master clock output pin. Output is validated/invalidated and the frequency is switched from the microcontroller. (CMD-4Dh) 46 MCK MCKE MCK 0 Fixed to L 0 don't care 1 Output valid (initial value) MCKE Strep 1 MCK 54 CKS Source oscillation selector pin 1 1 For testing 54 CKS Source oscillation requency/ASP operation speed switching pins Strep 1 Strep 1 No. of ASP Operation Steps 55, 56 STEP [1:0] 0 512 fs 340/fs 1 1 768 fs 510/fs 57 RST Reset input (L at initialization) *: don't care 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation.					fs64					1	0	fs64			
46 MCK MCKE MCK MCK MCK 0 Fixed to L 0 don't care 256 fs 1 Output valid (initial value) 0 don't care 256 fs 1 0 Source oscillation (XI/XO or ECKI) 1 1 For testing 54 CKS Source oscillation selector pin CKS Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] STEP1 STEP Source Oscillation Frequency No. of ASP Operation Steps 0 0 512 fs 340/fs 1 *: don't care *: don't care 57 RST Reset input (L at initialization) *: don't care 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation.				1	fs128						1	1/2 XI or 1/2 ECKI			
54 CKS Source oscillation selector pin 54 CKS Source oscillation selector pin 54 CKS Source oscillation 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] 0 512 fs 340/fs 0 1 768 fs 510/fs 1 1 *: don't care *: don't care *: don't care 57 RST Reset input (L at initialization) 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation.						MCKE	S	STEP1			МСК				
54 CKS Source oscillation selector pin 54 CKS Source oscillation selector pin 54 CKS Source oscillation 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] 0 Source Oscillation Frequency 57 RST Reset input (L at initialization) 59 SYNC Program operation SYNC signal input pin. Valid when serial data are output in a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are input in a slave operation.	46	MCK		Fixed to I				dor	't ooro	t ooro 256 fo					
54 CKS Source oscillation selector pin 54 CKS Source Oscillation 0 XI/XO pin 1 ECKI/ECKO pin 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] STEP1 STEP0 Source Oscillation Frequency 0 0 512 fs 340/fs 0 0 1 768 fs 510/fs 1 1 *: don't care *: don't care *: don't care *: don't care 57 RST Reset input (L at initialization) 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation. 61 ELRI LR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.							0	uoi							
54 CKS Source oscillation selector pin 54 CKS Source Oscillation 0 XI/XO pin 1 ECKI/ECKO pin 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] Step of the second				output h			1								
54 CKS Source Oscillation 0 XI/XO pin 1 ECKI/ECKO pin 1 ECKI/ECKO pin 55, 56 STEP [1:0] STEP [1:0] Source oscillation frequency/ASP operation speed switching pins STEP [1:0] Step1 Step1 Step1 Step1 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td><td>1 01 1</td><td colspan="4"></td></t<>									1	1 01 1					
54 CKS 0 XI/XO pin 1 ECKI/ECKO pin 1 ECKI/ECKO pin 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] STEP1 STEP0 Source Oscillation Frequency No. of ASP Operation Steps 0 0 512 fs 340/fs 1 768 fs 510/fs 1 * For testing *: don't care *: don't care 57 RST Reset input (L at initialization) 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation. 61 ELRI LR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.			Source osc	cillation sel	ector pin										
0 XI/XO pin 1 ECKI/ECKO pin 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins STEP [1:0] STEP1 STEP [1:0] O STEP [1:0] STEP [1:0] STEP [1:0] STEP [1:0] STEP [1:0] STEP [1:0] STEP [1:0] STEP [1:0]<			CKS	Sour	ce Oscillation										
1 ECKI/ECKO pin 1 ECKI/ECKO pin 55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] STEP1 STEP0 Source Oscillation Frequency No. of ASP Operation Steps 0 0 512 fs 340/fs 1 768 fs 510/fs 1 *: don't care 57 RST Reset input (L at initialization) 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation. 61 ELRI LR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.	54	CKS	0	XI/XO nii	2										
55, 56 STEP [1:0] Source oscillation frequency/ASP operation speed switching pins 55, 56 STEP [1:0] STEP1 STEP0 Source Oscillation Frequency No. of ASP Operation Steps 0 0 512 fs 340/fs 1 768 fs 510/fs 1 * For testing *: don't care *: don't care 57 RST Reset input (L at initialization) 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation. 61 ELRI LR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.				-											
55, 56 STEP [1:0] O STEP [1:0] STEP [1:0] O STEP [1:0] O STEP [1:0] STEP [1:0] </td <td></td> <td></td> <td></td> <td>EOI(#EO</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>				EOI(#EO											
55, 56 STEP [1:0] 0 0 512 fs 340/fs 0 1 768 fs 510/fs 1 * For testing *: don't care 57 RST Reset input (L at initialization) 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation. 61 ELRI LR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.			Source osc	cillation free	quency/ASP opera	ition	speed s	witch	ing pin	s					
53, 30 STEP [1.0] 0 1 768 fs 510/fs 1 * For testing *: don't care 57 RST Reset input (L at initialization) 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation. 61 ELRI LR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.			STEP1	STEP0	Source Oscilla	atior	n Frequer	су		No.	of AS	SP Operation Steps			
Image: Second state of the second s	55 56	STEP [1:0]		0	51	2 fs						340/fs			
i i	00, 00	0121 [1.0]	U	1	76	8 fs	i					510/fs			
57 RST Reset input (L at initialization) 59 SYNC Program operation SYNC signal input pin. Valid when program is executing a slave operation. 60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation. 61 ELRI LR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.			1	*				Fo	or testin	ng					
59SYNCProgram operation SYNC signal input pin. Valid when program is executing a slave operation.60ELROLR clock signal input pin for serial output data. Valid when serial data are output in a slave operation.61ELRILR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.			*: don't	t care											
59SYNCProgram operation SYNC signal input pin. Valid when program is executing a slave operation.60ELROLR clock signal input pin for serial output data. Valid when serial data are output in a slave operation.61ELRILR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.	57	RST			alization)										
60 ELRO LR clock signal input pin for serial output data. Valid when serial data are output in a slave operation. 61 ELRI LR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.	59					in. \	Valid whe	n pro	ogram i	s exec	cuting	a slave operation.			
61 ELRI LR clock signal input pin for serial input data. Valid when serial data are input in a slave operation.				-					-		-	· · · · · · · · · · · · · · · · · · ·			
											-	-			
63 EBCI Bit clock signal input pin for serial input data. Valid when serial data are input in a slave operation.															

Pin No.	Symbol		Function										
64	DIN	Ser	rial input	data sigr	nal input pin. Normally connected to in	ternal register SI2 in ASP block.							
65	DOUT	Ser	rial outpu	t data si	gnal output pin. Normally connected to	o internal register SO2 in ASP block.							
		De-	-emphas	is contro	pins								
			EM1	EM0	EM0 De-Emphasis Settings								
			0	0	De-emphasis off								
66, 67	EM [1:0]		0	1	For fs = 48 kHz								
			4	0	For fs = 44.1 kHz								
			1	1	For fs = 32 kHz								
		-											
68~70	IFF [2:0]		control input pins. This functions the same as the microcontroller IFF [2:0] setting. e program uses the latest changes to the flags.										
72	CS	Mic	rocontro	ller interf	ace pins								
73	IFCK	[Stand	lard Transmission Mode (I ² CS = L)	I^2C Mode ($I^2CS = H$)							
74	IFDI	-	I ² CS		t/receive mode switching (Standard Tr								
75	IFDO	-			ect (Control required)	Chip select (Can be fixed to L)							
76	IFOK	-	IFCK	•	t/receive clock								
77	ACK		IFDI	MCU da		MCU data input/output							
78	ERR		IFDO		data output	Fixed to L output							
			ACK		Fixed to HZ								
	2		ERR		edge signal output								
79	I ² CS	-	IFOK		g signal output operation confirmation flag signal outp	sut							
						Jui							
					icrocontroller interface below.								
		Sei	f-boot se			-							
80	BOOT		BOOT		Operation								
00	воот		0	Does not boot at reset									
			1	Boot at	reset								
		Sel	f-boot sta	art addre	ss pins (at reset)								
			BA1	BA0	Start Address]							
			C C	0	000h	7							
81, 82	BA [1:0]		0	1	001h								
			4	0	002h								
			1	1	003h								
			-	-									
84~87	TST [3:0]	Pin	s for inpu	utting tes	t settings. Use fixed to L.								
88~97	Omitted				_								
98	XI				oscillator (master mode).								
99	XO	Set	ung CKS	s = ∟ ena	bies oscillation. Setting CKS = H pulls	down XI/XO using the internal resistor.							

(1-2)


Setting RAM (sequential)

2. Microcontroller interface

(1) Standard transmission mode 1

When $I^2CS = L$, data can be transmitted or received in Standard Transmission mode. When the \overline{CS} signal is Low, control from the microcontroller is enabled. The IFCK signal is the transmit/receive clock. The IFDI signal is the data. The TC9447F loads the IFDI data on the IFCK signal rising edge. When $\overline{CS} = H$, the IFCK and IFDI signals are don't care.

(1-1) Setting registers



The registers are set by command data using the IFDI signal. The first byte is a command, which differs for each register. The data sent after that are fixed to two bytes. Both command and data are sent starting from the MSB.


The \overline{ACK} signal is the acknowledge signal that the TC9447F returns to the microcontroller. Because the \overline{ACK} signal is open drain output, it must be pulled up outside the pin. Data are loaded on the rising edge of the IFCK signal.

Note that commands or data that must be switched on the SYNC signal, such as the RUN command or the IFF flag, must be synchronized with the SYNC signal and loaded on that signal.

cs ՆԱԱԱՆՆԱԱՆԱԱՆԱԱՆԱԱՆԱ mmmmm ா **IFCK** 1 IF D $\infty \infty \infty \infty$ C7 C6 C5 C4 C3 C2 C1 C0 A15 A13 A11 A9 A14 A12 A10 A8 A7 A6 A5 A4 A3 A2 A1 A0 D15 D13 D11 D9 D14 D12 D10 D8 D7 D6 D5 D4 D3 D2 D1 D0 D1D0 V Dor Don't care ACK IFOK COMMAND ADDRESS Data Cn An Dn

The RAMs are set by command data using the IFDI signal. The first byte is a command, which differs for each RAM. The next two bytes contain the start address for the RAM written. The length of the data field following the RAM address bytes is $2 \times n$ bytes. The address is automatically incremented by 1.

(1-3) Setting RAM (ACMP mode)



In ACMP mode, the TC9447F does not write data directly to coefficient RAM (CRAM) or offset RAM (OFRAM). In this mode, data must first be written to the interface buffer RAM (IFB-RAM). Then, all the data are updated together in a period of 1 fs.

For example, if a signal flow filter is designed as in the following diagram, unless the K1 to K5 data are batch-updated, the circuit may resonate. The same applies to the K6 to K10 data.


Using ACMP mode can reduce the noise caused by updating coefficients while the TC9447F is operating. This mode can suppress noise in almost all cases.

IFB-RAM is 32-word memory. Therefore, data can be updated at one time in units of up to 32 words.

The format of IFB-RAM is similar to the format of the RAM in 1-2 above. The length of the data field is $2 \times n$ bytes, where $n \leq 32$.


In ACMP mode, the IFOK pin outputs an ACMP operation end flag.

When ACMP operations complete, the flag is set to Low (1) and is initialized at the next low chip select \overline{CS} signal (2).



<u>TOSHIBA</u>

(1-4) Monitor mode



Monitor mode is used to monitor the data bus or pointers.


There are two further modes: a mode where the data bus or pointer (s) is monitored at a preset program counter (PC) and a mode where a loop counter (LC) is added to monitor conditions in addition to the PC. After the command is issued, when the TC9447F loads data to the IFDO register (IFDOR), the IFOK pin signal is set to Low (see (1) above).

Next, when the IFCK signal is sent, the data are output on the IFCK signal falling edge starting from the MSB. The data length is at its maximum (24 bits or three bytes) during monitoring of the data bus. In cases where transfer must be interrupted, such as where only eight or 16 bits of the MSB side are required, monitoring can be interrupted at any time by setting the \overline{CS} signal to High. When the \overline{CS} signal goes High, the IFOK signal also goes High. When $\overline{CS} = H$, all monitor circuits are initialized.

(2) Standard transmission mode 2

When $I^2CS = L$, data can be transmitted or received in Standard Transmission mode. When the \overline{CS} signal is Low, control from the microcontroller is enabled. The IFCK signal is the transmit/receive clock. The IFDI signal is the data. The TC9447F loads the IFDI data on the IFCK signal rising edge. When $\overline{CS} = H$, the IFCK and IFDI signals are don't care.


(2-1) Setting registers



The registers are set by command data using the IFDI signal. The first byte is a command, which differs for each register. The data sent after that are fixed to two bytes. Both command and data are sent starting from the MSB.

The $\overline{\text{ACK}}$ signal is the acknowledge signal that the TC9447F returns to the microcontroller. As the $\overline{\text{ACK}}$ signal is open drain output, it must be pulled up outside the pin. The data are loaded on the rising edge of the IFCK signal.


Note that commands or data that must be switched on the SYNC signal, such as the RUN command or the IFF flag, must be synchronized with the SYNC signal and loaded on that signal.



The RAMs are set by command data using the IFDI signal. The first byte is a command, which differs for each RAM. The next two bytes contain the start address for the RAM written. The length of the data field following the RAM address bytes is $2 \times n$ bytes. The address is automatically incremented by 1.

(2-2) Setting RAM (sequential)

(2-3) Setting RAM (ACMP mode)




In ACMP mode, the TC9447F does not write data directly to coefficient RAM (CRAM) or offset RAM (OFRAM). In this mode, data must first be written to the interface buffer RAM (IFB-RAM). Then, all the data are updated together in a period of 1 fs.

For example, if a signal flow filter is designed as in the following diagram, unless the K1 to K5 data are batch-updated, the circuit may resonate. The same applies to the K6 to K10 data. Using ACMP mode can reduce the noise caused by updating coefficients while the TC9447F is operating. This mode can suppress noise in almost all cases.


IFB-RAM is 32-word memory. Therefore, data can be updated at one time in units of up to 32 words. The format of IFB-RAM is similar to the format of the RAM in 2-2 above. The length of the data field is $2 \times n$ bytes, where $n \leq 32$.

In ACMP mode, the IFOK pin outputs an ACMP operation end flag.

When ACMP operations complete, the flag is set to Low (1) and is initialized at the next low chip select \overline{CS} signal (2).



(2-4) Monitor mode



Monitor mode is used to monitor the data bus or pointers.


There are two further modes: a mode where the data bus or pointer (s) is monitored at a preset program counter (PC) and a mode where a loop counter (LC) is added to monitor conditions in addition to the PC. After the command is issued, when the TC9447F loads data to the IFDO register (IFDOR), the IFOK pin signal is set to Low (see (1) above).

Next, when the IFCK signal is sent, data are output on the IFCK signal falling edge from the MSB first. The data length is at its maximum (24 bits or three bytes) during monitoring of the data bus. In cases where transfer must be interrupted, such as where only eight or 16 bits of the MSB side are required, monitoring can be interrupted at any time by setting the \overline{CS} signal to High. When the \overline{CS} signal goes High, the IFOK signal also goes High. When $\overline{CS} = H$, all monitor circuits are initialized.

(3) I^2C bus mode

When $I^2CS = H$, data can be transmitted or received in Standard Transmission mode. When the \overline{CS} signal is Low, control from the microcontroller is enabled. In I^2C mode, the \overline{CS} signal can be used fixed to L. The IFCK signal is the transmit/receive clock. The IFDI signal is the data. The TC9447F loads the IFDI data on the IFCK signal rising edge. When $\overline{CS} = H$, the IFCK and IFDI signals are don't care.


(3-1) Setting registers



The registers are set by command data using the IFDI signal. The first byte after the I^2C address (32h) is a command, which differs for each register. The data sent after that are fixed to two bytes. Both command and data are sent starting from the MSB in I^2C format.

The \overline{ACK} pin cannot be used in I²C format. However, the acknowledge signal can be read by using data signals in I²C format. The data are loaded internally every two bytes. Note that commands or data that must be switched on the SYNC signal, such as the RUN command or the IFF flag, must be synchronized with the SYNC signal and loaded on that signal.

(3-2) Setting RAM (sequential)



The RAMs are set by command data using the IFDI signal.

The first byte after the I²C address (32h) is a command, which differs for each RAM. The next two bytes contain the start address for the RAM to be written to. The length of the data field following the RAM address bytes is $2 \times n$ bytes. The address is automatically incremented by 1.

(3-3) Monitor mode cs IFCK ՠՠՠՠՠՠՠՠՠՠ IFDI _____ (MCU→) - 1 IFDI ... (TC9447) ACK l IFOK t (1)

Monitor mode is used to monitor the data bus or pointers.

There are two further modes: a mode where the data bus or pointer (s) is monitored at a preset program counter (PC) and a mode where a loop counter (LC) is added to monitor conditions in addition to the PC.

First, issue the monitoring command, which has no data.

When the TC9447F loads data to the IFDO register (IFDOR), the IFOK pin signal is set to Low (see (1) above).

Next, the I²C read command (ID = 33h) is issued, then when the IFCK signal is sent, the data are output on the IFCK signal falling edge starting from the MSB. The data length is at its maximum (24 bits or three bytes) during monitoring of the data bus. In cases where transfer must be interrupted, such as where only eight or 16 bits of the MSB side are required, monitoring can be interrupted by sending the I²C end condition (set data level to H while the clock = H). After issuing a monitor command (50h~56h), be sure to perform a continuous read operation by issuing the I²C read command (ID = 33h).

(3-4) MCU does not write data by ACMP mode at I^2C bus controlling.

(4) IFOK pin description

The IFOK signal has the following three functions.

(4-1) ACMP mode end flag output

After the completion of a RAM data update with CRAM-ACMP (CMD: 47h) or OFRAM-ACMP (CMD: 49h), the IFOK pin goes Low. Setting the \overline{CS} signal to Low changes the IFOK signal from Low to High.


Example:

σ		
IFDI CRAM-ACMP		any command
IFOK ZZ	Update complete	Next command

(4-2) Loading end flag output in Monitor mode


When monitoring using the bus monitor command (CMD: 50h), for example, after data are loaded to the internal register under the specified conditions, the IFOK signal goes Low. In monitor mode, when the \overline{CS} signal goes High, the IFOK signal also goes High.

Example:



(4-3) Mute end flag output for digital filter (DF) block

When using a command to control the DF block mute on/off (CMD: 36h, bit 5), the mute end flag is output from the IFOK pin after the mute operation completes.



Example:

Note 1: At power on, the IFOK pin output is undefined. When the \overline{CS} signal goes Low, the IFOK signal goes High.

3. Control commands

The following table lists the control commands that can be used from the microcontroller.

(1) Control commands

Command	Code	R/W	Description	RAM Sequential	Transfer Sync With/Async to Sync Signal
TIMING	40h		Timing	_	Async
BOOT	41h		Self-boot ROM start address	_	Async
DAC	42h		DAC output attenuator	_	Async
SIO	43h		SIO setting	_	Async
RUN-MUTE	44h		Program execution, mute	_	Sync (Note 2)
MSEQ	45h		Sequential RAM		Sync (RUN)/Async (STOP)
CRAM	46h		CRAM		Sync (RUN)/Async (STOP)
CRAM-ACMP	47h	w	CRAM (ACMP mode)	Enable	Async
OFRAM	48h	vv	OFRAM		Sync (RUN)/Async (STOP)
OFRAM-ACMP	49h		OFRAM (ACMP mode)		Async
IFF	4Ah		Interface flag (IFF)	_	Sync (Note 2)
MONI-PC	4Bh		Monitor (PC conditions)	_	Async
MONI-LC	4Ch		Monitor (LC conditions)	_	Async
MISC	4Dh		Others	_	Async
_	4Eh		(Prohibited)	_	_
M-RST	4Fh		Initialization	_	Async
MONI-DB	50h		DB monitor	_	Async
MONI-CP	51h		CP monitor	_	Async
MONI-OFP	52h		OFP monitor	_	Async
MONI-DP	53h	R	DP monitor	_	Async
MONI-AR	54h		AR monitor	_	Async
MONI-CRP	55h		CRP monitor	_	Async
MONI-SR	56h		SR monitor	_	Async

Table 1 Control commands

Note 2: The command which is "Sync" in the transfer Sync with Sync signal needs to set the \overline{CS} = H section to a minimum of 1 fs more until it transmits the following command.(It needs more than 22.68 µs at fs = 44.1 kHz)

(2) Control commands

(11	ning)															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
SYPD	SYD1	SYD0	SYPA	SYA1	SYA0	SYPS	SYS1	SYS0	Unas- signed	CKOS1 2	CKOS1 1	CKOS1 0	CKOS0 2	CKOS0 1	CKOS0 0	

Name	Description	Value	Operation
SYPD	Digital block sync polarity switching	0	ASP program starts on falling edge
011 D	Digital block sync polarty switching	1	ASP program starts on rising edge (initial value)
		0	Signal after SYNC output (initial value)
SYD	ASP digital block SYNC signal input	1	SYNC pin
[1:0]	switching	2	ELRI pin
		3	ELRO pin
SYPA	Analog block sync polarity switching	0	Digital filter (DF) program starts on falling edge (initial value)
STFA	Analog block sync polanty switching	1	Digital filter (DF) program starts on rising edge
		0	Signal after SYNC output (initial value)
SYA	Analog block SYNC signal input	1	SYNC pin
[1:0]	switching	2	ELRI pin
		3	ELRO pin
SYPS		0	Operates at polarity for SYPD, SYPA settings above (initial value).
5175	Overall system sync polarity switching	1	Reverses all polarities for SYPD, SYPA settings above.
		0	Internal SYNC signal (initial value)
SYS	SYNC circuit input switching	1	SYNC pin
SYS [1:0]		2	ELRI pin
		3	ELRO pin
	YNC círcuit input switching	0	Fixed to L (initial value)
		1	fs2
		2	fs4
CKOS1		3	fs8
[2:0]	CKO1 pin output selection	4	fs16
		5	fs32
		6	fs64
		7	Outputs XI or ECKI clock divided by 2
		0	Fixed to L (initial value)
		1	fs2
		2	fs4
CKOS0		3	fs8
[2:0]	CKO0 pin output selection	4	fs16
		5	fs32
		6	fs64
		7	fs128

	IAND-41 OOT)	h 01	00 0001												
D15	D14 D13 D12 D11 D10					D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	BTA9	BTA8	BTA7	BTA6	BTA5	BTA4	BTA3	BTA2	BTA1	BTA0
Name		D	escriptio	n		Value				C	Operation	n			
BTA [9:0]	Self-boot ROM start address					000h ~ 3FFh	Starts s	elf-boot	operatio	on from :	specified	d addres	S.		
COMMAND-42h (DAC) 0100 0010															
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	ATTC4	АТТС3	ATTC2	ATTC1	ATTC0	0	0	0	ATTS4	ATTS3	ATTS2	ATTS1	ATTS0
Name	Description Valu									C	Operatio	n			
ATTC	DAC C channel attenuator value					00h ~ 1Fh	$00h \rightarrow 0dB, 01h = -1dB, 02h = -2dB, \dots, 15h~1Fh = -\infty$ (Initial value = 1Fh= $-\infty$)								
ATTS	DAC S channel attenuator value					00h ~ 1Fh	00h → 0dB, 01h = -1dB, 02h = -2dB, \cdots , 15h~1Fh = -∞ (Initial value = 1Fh = -∞)								

COMMAND-43h (SIO)

า	0100	001	1
---	------	-----	---

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
CHSI	0	ISLT 1	ISLT 2	IBCS 1	IBCS 0	IFMT 1	IFMT 0	CHSO 1	CHSO 0	OSLT 1	OSLT 0	OBCS 1	OBCS 0	OFMT 1	OFMT 0

Name	Description	Value	Operation
CHSI	Serial input switching	0	ADC \rightarrow SI0 register, DIN pin \rightarrow SI1 register (initial value)
0101	Senai input switching	1	ADC \rightarrow SI1 register, DIN pin \rightarrow SI0 register
		0	16 bits/channel (initial value)
ISLT	Number of serial input slots	1	20 bits/channel
[1:0]	Number of senal input slots	2	24 bits/channel
		3	32 bits/channel
		0	16 bits (initial value)
IBCS	Carial input hit langth	1	18 bits
[1:0]	Serial input bit length	2	20 bits
		3	24 bits
		0	Pads from the beginning (initial value)
IFMT	Conicl in much format	1	Pads from the end
[1:0]	Serial input format	2	I ² S format
		3	i S iomat
		0	SO0 register \rightarrow DOUT pin
CHSO	Serial output switching	1	SO1 register \rightarrow DOUT pin
[1:0]	Senai output switching	2	SO2 register \rightarrow DOUT pin (initial value = 2)
		3	SO2 register \rightarrow DOOT pin (initial value = 2)
		0	16 bits/channel (initial value)
OSLT		1	20 bits/channel
[1:0]	Number of serial output slots	2	24 bits/channel
		3	32 bits/channel
		0	16 bits (initial value)
OBCS	Coriol cudrud bit longth	1	18 bits
[1:0]	Serial output bit length	2	20 bits
		3	24 bits
		0	Pads from the beginning (initial value)
OFMT	Carial autaut format	1	Pads from the end
[1:0]	Serial output format	2	I ² S format
		3	I S IUITIAL

COMMAND-44h (RUN-MUTE) 0⁻

h	0100	0100	
---	------	------	--

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	RUN	0	DF MUTE	DA MUTE	IMUTE	SO- MUTE	OMUTE 1	OMUTE 0

Name	Description	Value	Operation
RUN	ASP program execution	0	Stops program (initial value).
KON		1	Runs program.
DF	DF block mute	0	Mute off
MUTE	DI DIOCK IIIULE	1	Mute on (initial value)
DA	DAC mute (all four channels)	0	Mute off
MUTE	DAC mule (an four channels)	1	Mute on (initial value)
	ASP block input mute (SI0, SI1)	0	Mute off
INIGIL		1	Mute on (initial value)
SO-	ASP block serial output mute (Mutes	0	Mute off
MUTE	DOUT output whichever register is selected in CHSO.)	1	Mute on (initial value)
OMUTE	ASP block output mute (SO1)	0	Mute off
1		1	Mute on (initial value)
OMUTE	ASP block output mute (SOO)	0	Mute off
0	ASP DIOCK OUTDUT MUTE (SUU)	1	Mute on (initial value)

COMMAND-45h (MSEQ)

0100 0101

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

Name	Description	Value	Operation
MSA [9:0]	Sequential RAM address	000h ~ 3FFh	Set sequential RAM. Enable a sequential write to RAM.

	/AND-46 ISEQ)	6h 01	00 0110												
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name		D	escriptic	n		Value				C	Operatio	n			
D [15:0]	CRAM					0000h ~ FFFFh	Set CR Enable		ential wri	te to RA	M.				

	/AND-47 M-ACMF		00 0111												
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name		D	escriptio	n		Value				C	peratio	n			
D [15:0]	CRAM-	ACMP				0000h ~ FFFFh	Set CR	AM in A	CMP mo	ode.					
	/AND-48 FRAM)	^{3h} 010	00 1000												
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Name		D	escriptio	n		Value				C	peratio	n			
D [15:0]						0000h ~ FFFFh	Set OF Enable		ential wri	te to RA	M.				
	MAND-49 M-ACM		00 1001												
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
r						1									i
Name		D	escriptio	n		Value				C)peratio	n			
D [15:0]	OFRAM	1-ACMP				0000h ~ FFFFh	Set OF	RAM in	ACMP n	node.					
	IAND-4Ah IFF) 0100 1010														
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0 0 0 0 0					0	0	0	0	0	0	0	IFF2	IFF1	IFF0
Name		D	escriptio	n		Value	lue Operation								
IFF							0 IFFn = 0 (initial value) 1 IFFn = 1								
[2:0]							IFFn = 1								

	/AND-4E DNI-PC)	3h 010	00 1011												
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
I2COS 1	I2COS 0	0	0	0	0	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Name		D	escriptio	on		Value				C	peratio	า			
I2COS [1:0]	Monitor	data lei	ngth in l	² C mode	9	0h ~ 3h	Set the (3 = 3 b	data by byte, 2 =	te lengtł 2 byte,	n when n 1 or 0 =	nonitorir 1 byte)	ng in I ² C	mode.		
A [9:0]	Monitor (PC: pro					000h ~ 3FFh	Set the	PC con	ditions v	vhen mo	nitoring				
(MC D15	DNI-LC)	,					D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	LCE	LCS	LCDE	LCA7	LCA6	LCA5	LCA4	LCA3	LCA2	LCA1	LCA0
Name		D	escriptic	on		Value				C	peratio	า			
LCE				nter) valu	ue to	0	Does n	ot add L	C value	to the co	ondition	s (initial	value).		
LOL	the mor	nitor con	iditions.			1	Adds L	C value	to the co	onditions	6.				
LCS	LC sele	ction				0	Compa	res with	LC0 val	ue.					
							Compa	res with	LC1 val	ue.					
	A t. a					0	After a match, does not change the value to be compared with the LC.						the LC.		
LCDE	Automa	itic LC d	ecreme	nt		1		match, a red with		cally de	crement	s by 1 th	ie value	to be	
LCA [7:0]	Monitor	conditio	ons (LC))		00h ~ FFh	Set the	value to	be com	pared w	ith the l	.C.			

COMMAND-4Dh (MISC) 01

0100 1101

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	SIS	SOS	ERDET	ZST	DP7F	SYRC	SYRO	MCKE	MCKS	DLSEP	DLAC4

Name	Description	Value	Operation
SIS	Serial input	0	Master (LRCK = FS, BCK = FSxx) (initial value)
515	Senai input	1	Slave (LRCK = ELRI, BCK = EBCI)
SOS	Serial output	0	Master (LRCK = FS, BCK = FSxx) (initial value)
303	Senai output	1	Slave (LRCK = ELRO, BCK = EBCO)
EDDET	Error detection	0	Invalid
		1	Valid (initial value)
ZST	Switches to access CROM using	0	2-cycle access
231	LOG-LIN adjustment.	1	1-cycle access (initial value)
DP7F	DATA-RAM 128/256 word switching	0	256 words (initial value)
DETI	DATA-NAM 120/200 Word Switching	1	128 words
SYRC	Initializes CP at each SYNC.	0	Does not initialize.
SINC		1	Initializes (initial value).
SYRO	Initializes OFP at each SYNC	0	Does not initialize.
5110		1	Initializes (initial value).
MCKE	MCK pin output enable	0	Fixes to L
MORE		1	Output (initial value)
		0	256 fs
MCKS	MCK pin output switching	1	When STEP1 pin = 0, outputs source oscillation (initial value). When STEP1 pin = 1, used for testing.
	Delay RAM table area switching	0	Does not use table.
DLGEP	Delay MANI Lable area Switchilly	1	Uses 2-k word area as the table (initial value).
	Delay RAM access method	0	One access/6 cycles (initial value)
		1	One access/4 cycles

COMMAND-4Fh (M-RST)

4Fh 0100 1111

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MRST	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Norma			vintin			Value) a susti su				
Name		Description								C	Operatio	า			

Name	Description	Value	Operation						
MRST	Initialization from the microcontroller	0	Does not initialize.						
NII (O I		1 Initializes (after initialization, automatically set to 0).							

COMMAND-50h (MON-DB)	0101 0000									
D23 D22 D21 D2	0 D19 D18 D1	7 D16 D15	D14 D13	D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0						
D23 D22 D21 D2	0 D19 D18 D1	7 D16 D15	D14 D13	D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0						
Name Des	cription	Val		Operation						
[23:0] Data bus n	nonitor	000000h~	FFFFFN	Reads data bus on the condition CMD: 4Bh, 4Ch.						
COMMAND-51h (MON-CP) 0101 0001										
D23 D22 D21 D2	0 D19 D18 D1	7 D16 D15	D14 D13	D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0						
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										
Name Des	cription	Val	ue	Operation						
CP [8:0] CP monito	r	000000h	~00013h	Reads CP on the condition CMD: 4Bh, 4Ch.						
COMMAND-52h (MON-OFP) 0101 0010										
D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1										
0 0 0 0	0 0 0	0 0 0	0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						
Name Des	cription	Val	ue	Operation						
Name Des OFP [5:0] OFP monit		Val 000000h [,]		Operation Reads OFP on the condition CMD: 4Bh, 4Ch.						
OFP OFP manif										
OFP [5:0] OFP monit	tor 0101 0011	000000h^	~00003h	Reads OFP on the condition CMD: 4Bh, 4Ch.						
OFP [5:0] OFP monit COMMAND-53h (MON-BP)	tor 0101 0011 0 D19 D18 D1	000000h	~00003h	Reads OFP on the condition CMD: 4Bh, 4Ch.						
OFP [5:0] OFP monit COMMAND-53h (MON-BP) 0 D23 D22 D21 D21 0 0 0 0 0	tor 0101 0011 0 D19 D18 D1	000000h	-00003h D14 D13 0 0	Reads OFP on the condition CMD: 4Bh, 4Ch.						
OFP [5:0] OFP monit COMMAND-53h (MON-BP) 0 D23 D22 D21 D21 0 0 0 0 0	tor 0101 0011 0 D19 D18 D1 0 0 0 0	000000h- 17 D16 D15 0 0 0	-00003h D14 D13 0 0	Reads OFP on the condition CMD: 4Bh, 4Ch. D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0 BP B						
OFP [5:0]OFP monitCOMMAND-53h (MON-BP)0D23D22D23D22D23D22D23D22D23D22D24D25D25D26D26D27D27D28D28D29D29D29D29D21D23D22D23D22D24D21D25D25D26D25D27D21D28D25D29D25D29D25D29D25D29D25D29D25D29D25D29D25D29D25D29	tor 0101 0011 0 D19 D18 D1 0 0 0 0	000000h- 17 D16 D15 0 0 0 Val	-00003h D14 D13 0 0	Reads OFP on the condition CMD: 4Bh, 4Ch. D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0 BP BP </td						
OFP [5:0]OFP monitCOMMAND-53h (MON-BP)D23D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D24D25D25D25D26D25D27D21D28D25D29D25D29D25D29D25D29D25D29D25D29D25D29D25D29D25D29D25D29D25D29D25D29D	tor 0101 0011 0 D19 D18 D 0 0 0 0 scription r 0101 0100	000000h- 7 D16 D15 0 0 0 Val 000000h-	-00003h D14 D13 0 0 ue 000FFFh	Reads OFP on the condition CMD: 4Bh, 4Ch. D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0 BP BP </td						
OFP [5:0]OFP monitCOMMAND-53h (MON-BP)D23D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D23D22D24D25D25D25D26D25D27D21D28D25D29D25D29D25D29D	tor 0101 0011 0 D19 D18 D 0 0 0 0 cription r 0101 0100 0 D19 D18 D	000000h 7 D16 D15 0 0 0 Val 000000h~	-00003h D14 D13 0 0 ue 000FFFh	Reads OFP on the condition CMD: 4Bh, 4Ch. D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0 BP BP </td						
OFP [5:0] OFP monit COMMAND-53h (MON-BP) Image: Common terms D23 D22 D21 D2 0 0 0 0 0 Name Des BP [11:0] BP monito COMMAND-54h (MON-AR) Image: Common terms Image: Common terms D23 D22 D21 D2 0 0 0 0 0	tor 0101 0011 0 D19 D18 D 0 0 0 0 cription r 0101 0100 0 D19 D18 D	000000h 7 D16 D15 0 0 0 Val 000000h~	-00003h D14 D13 0 0 ue 000FFFh D14 D13 0 0	Reads OFP on the condition CMD: 4Bh, 4Ch. D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 0 BP BP </td						

COMMAND-55h	0
(MON-CRP)	0

101 0101

D23 D22 D21 D20 D19 D18 D17 D16 D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	CRP 8	CRP 7	CRP 6	CRP 5	CRP 4	CRP 3	CRP 2	CRP 1	CRP 0
Nam	e		Desc	riptio	ı		Value					Operation											
	CRP [8:0] CRP (LIN-LOG adjustment pointer) monitor 000000h~0001FFh Reads CRP on the condition CMD: 4Bh, 4Ch.																						
(COMMAND-56h (MON-SR) 0101 0110																						
			-	-	-		D16	-		_			-		D8 LG	D7 OV	D6 OV	D5 RD	D4 RD	D3	D2	1	D0
0	0	0	0	0	0	0	0	0	LRF	GF3	GF2	GF1	GF0	LG	LÜ	1E	0Ē	24	16	V1F	V0F	ZF	SF
Nam	e		Desc	riptio	ı		Value					Operation											
SR		R (sta nonito		tus register) — Reads SR on the condition CMD: 4Bh, 4Ch.																			

4. Self-boot function description

(1) Self-boot function

The TC9447F supports a self-boot function for setting coefficients and offsets. As Figure 1 shows, the data are set via the microcontroller interface circuit.

First saving the data to be set via the microcontroller in the self-boot ROM (SBROM) allows various modes to be set later. The microcontroller interface circuit supports two formats: I^2C and the original mode. However, the boot must be executed in Standard Transmission (the original) mode.




Figure 1 Self-boot system

(2) Boot ROM format

The following shows the breakdown of the 18 bits.

	1	-																
	00	Data	a tha	it are	beiı	ng se	ent											
	01	Con	nmai	nd														
	10	Fina	al da	ta (at	fter t	he d	ata a	are s	ent,	the	$\overline{\text{CS}}$	sigr	nal is	set	to "⊦	l").		
	11	Jum	mp address (jump to any address in the self-boot ROM).															
	Ļ																	
	1 1 7 6	1 5	1 4	1 3	1 2	1 1	1 0	0 9	0 8	0 7	0 6	0 5	0 4	0 3	0 2	0 1	0 0	
	(MSB))															(LS	5B)
000h	11		Address									JMP						
001h	11		Address										JMP					
002h	11			>		\leq						Adc	Ires	s				JMP
003h	11			\geq	\sim	\leq						Ado	Ires	S				JMP
004h	01				>	\sim	-						CN	ID				CMD
005h	10								Dá	ata								Data (LAST)
006h	01		_			~	-						CN	ID				CMD
007h	00								Da	ata								Data (Cont)
008h	00								Da	ata								Data (Cont)
009h	00								Da	ata								Data (Cont)
00Ah	10								Da	ata								Data (LAST)
00Bh	11		\geq	>	~	\leq						Ado	Ires	s				JMP 3FFh
3FFh	11			\geq	\sim	\leq						Add	Ires	s				JMP 3FFh
						_	_	_									-	

Figure 2 Boot ROM Format and Example

Boot mode completes when the address reaches 3FFh, the maximum value. Therefore, for the final address, write JMP 3FFh (data = 303FFh).

(3) Self-boot operation

Self-boot operations support two modes: one for use at reset and one for setting the microcontroller. The modes can be used in combination.

(3-1) Self-boot operation at reset

To enter this mode, set the BOOT pin to High, then set the $\overline{\text{RST}}$ pin from Low to High. The 2048 fs period (46.4 ms when fs = 44.1 kHz) after a reset release is a wait period (for power-on reset). The boot operation starts at the end of this period.

When switching the setting according to the application, specify the start address using the BA [1:0] pin. At addresses 000h to 002h, set jump addresses.

The data setting speed is one word of SBROM per 1 fs. As up to 1024 words can be set in the SBROM, the maximum time required for setting the data is half of the wait period.

fs	Wait Period	Boot Time (Maximum)					
32 kHz	64.0 ms	32.0 ms					
44.1 kHz	46.4 ms	23.2 ms					
48 kHz	42.7 ms	21.3 ms					

Table 2 Relationship between fs and wait period


Table 3	Relationship between BA [1:0] pin value
	and start address

BA1	BA0	Start Address
0	0	000h
0	1	001h
1	0	002h
1	1	003h

(3-2) Self-boot operation when setting microcontroller

In this mode, the microcontroller can specify any address and the operation starts from that address. The BOOT pin can be set to either High or Low. Setting the self-boot ROM start address using the BOOT command (CMD: 41h) from the microcontroller starts the boot operation with no wait.

The boot operation when set from the microcontroller is the same as the self-boot operation at reset except that the boot operation can start from any address.



29

2002-02-05

 Table 4
 Differences depending on operating mode

Parameter	Boot Mode at Reset	Boot Mode Set from Microcontroller
Boot wait period	Yes	No
Boot start address	Select from 000h to 003h	Any address specified from microcontroller
Boot pin	"H" level	Don't care

(4) Programming examples

000:300	40h	jmp	040h	;	Jump to 040h	It is necessary to use JMP instruction
001:301	00h	jmp	100h	;	Jump to 100h	while address 000 to 003.
002:302	00h	jmp	200h	;	Jump to 200h	
003:300	04h	jmp	004h	;	Jump to 004h	
004:100	40h	cmd	40h	;	Command 40h (TI	MING)
005:280	07h	data	8007h	;	CKOS0 = 7 (fs 128	output)
006:100	43h	cmd	43h	;	Command 43h (SI	0)
007:200	39h	data	0039h	;	CHSO = 0 (SOO), O	SLT = 3 (32 bits), OBCS = 2 (20 bits),
					OFMT = 1 (Padded	
008:100	45h	cmd	45h	;	Command 45h (N	
009:000		data	0000h	-	Start address = 0h	
00A:000				;	MSEQ [0] = 001h	
00B:001			0123h		MSEQ [1] = 123h	
00C:203			0320h		MSEQ [2] = 320h	
00D:303			300h		Jump to 300h	
:		5 1		,	·	
100:100	46h	cmd	46h	:	Command 46h (C	RAM)
101:000			0000h		Start address = 0h	
102:000				:	CRAM [0] = 0000h	
103:000					CRAM [1] = 0000h	
104:000					CRAM [2] = 0000Fh	1
105:200					CRAM [3] = 0000h	
106:303			380h		Jump to 380h	
•		5 1			1	
300:100	46h	cmd	46h	:	Command 46h (Cl	RAM)
301:000				-	Start address = 0h	··· · · · ·
302:07F			7FFFh		CRAM [0] = 7FFFh	
303:080			8000h		CRAM [1] = 8000h	
304:03F					CRAM [2] = 3FFFh	
305:240			4000h		CRAM [3] = 4000h	
306:303			380h		Jump to 380h	
:		J		,		
380:100	46h	cmd	46h	:	Command 46h (Cl	RAM)
381:000					Start address = 80	,
382:0FF			FFFEh	·	CRAM [80] = FFFEh	
383:2FF			FFFFh		CRAM [81] = FFFFh	
384:303			3FFh		Jump to 3FFh	
:	,	J		,	· · ··I= ·· •· · · ·	
3FF:303	FFh	jmp	3FFh	:	Jump to 3FFh	
		J	*	,	···I- ·- •····	

(5) Code format example

The following shows the format for storing data in SBROM.

REM TC9447F SelfBootRomData Ver1.0 ;	
REM DATA : XX/XX/XX(MON)12:12:12 ;	Can use a REM statement.
REM VERSION : 1.10b;	
REM SBROM; -	
MODULE:RCA018A;	
WORD :1024,HEX;	Do not change these.
BIT :18,HEX -	
DATA :	
000/30040,30100,30200,10040,28007,10043,20039,10045;	
008/00000,00001,00123,20320,30300,10040,20022,303FF;	Write data between DATA;
100/10046,00000,00000,00000,00000,20000,30380,00000;	and END MODULE;.
:	
3F8/30380,00000,00000,00000,00000,00000,00000,303FF;	
END MODULE; -	
END; -	Completes with END; statement.

5. Cautions on use

(1) The cautions at the time of using IFOK terminal

The timing which outputs IFOK signal is the signal which shows whether the command received from the microcomputer was performed normally.

Since the initial value of IFCK signal is unfixed when a control microcomputer is checking IFOK signal, before sending a command, it may stop performing control from a microcomputer.

(2) The cautions at the time of using ACMP (address comparing mode)

In rewriting coefficient data and offset data using ACMP mode, please do not use it the following condition.

(2-1) Please do not transmit the following command before completing rewriting of data.

Please do not send the following command before completing rewriting of data of CRAM or OFRAM.

Please check that waiting the term after rewriting of data is completed until it transmits the following command was carried out, or rewriting has been completed using IFOK signal.

(2-2) Please do not include data of an intact address.

Please do not include coefficient data of offset data of an address which are not used by the program under execution, into transmitting data.

When data of an intact address is contained, operation in ACMP mode cannot be ended. If the following command is transmitted in this state, RAM data will become unfixed also by the command with the command unrelated to CRAM or OFRAM.

It needs to reset and all data needs to be re-set up to interrupt before completing rewriting of data in the rewriting processing.

(2-3) Please do not perform continuation transmission over the 0th address.

The transmission over the 0th address may incorrect-operate. The same of this restriction is said not only of ACMP mode but continuation transmission of usual RAM data. For example, when writing in 007h from 1BFh and 000h from 1B8h of CRAM, it must transmit in 2 steps.

- (3) The following cautions are required when transmitting a reset command and a boot command in the cautions I^2C bus mode at the time of using the I^2C bus mode.
 - (3-1) At the time of reset command use

When transmitting a reset command (4Fh: M-RST) from a microcomputer, the acknowledgement signal in front of the end conditions outputted from IFDI terminal is not transmitted to a microcomputer.

Therefore, the acknowledgement signal of the last of IFDI signal should repeal at the time of reset command transmission.

The timing at the time of reset command transmission is shown if Figure 4.




Figure 4 Timing at the time of command transmission

<u>TOSHIBA</u>

(3-2) At the time of self boot command use

When a self boot command (41h: BOOT) is transmitted, even if end conditions happen to the acknowledgement signal of the last of boot command data, please repeal.

If it becomes the boot mode, data will be transmitted internal boot ROM data using the internal circuit of a microcomputer interface.

Data is transmitted not in the $\rm I^2C$ bus mode but in the standard transmitting mode at the time of boot mode operation in that case.

Therefore, IFDI terminal will be in the state of H level, and operation of an I^2C bus and conditions may not be performed normally.

The timing at the time of self boot command transmission is shown if Figure 5.





Figure 5 Timing at the time of self boot command transmission

TC9447F

Peripheral Circuit Example 1 (standard transmission mode)

The circuit below is an example circuit only. The operation of this circuit is not guaranteed by Toshiba.




2002-02-05

34

TC9447F

Peripheral Circuit Example 2 (I²C bus mode)

The circuit below is an example circuit only. The operation of this circuit is not guaranteed by Toshiba.



35

2002-02-05

Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Power supply voltage	V _{DD}	-0.3~6.0	V
Input voltage	V _{IN}	-0.3~V _{DD} + 0.3	V
Power dissipation	PD	1500	mW
Operating temperature	T _{opr}	-40~75 (Note 3)	°C
Storage temperature	T _{stg}	-55~150	°C

Note 3: Only when frequency of operation is 340 step mode, a temperature of operation becomes $Ta = -40 \sim 85^{\circ}C$.

Electrical Characteristics (unless otherwise noted, Ta = 25°C, $V_{DD} = V_{DX} = V_{DDR} = V_{DL} = V_{DR} = V_{DAL} = V_{DAR} = V_{DAC} = V_{DAS} = 5 V$)

DC characteristics

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Operating power supply voltage	V _{DD}	_	Ta = −40~75°C	4.5	5.0	5.25	V
	f	—	340-step mode	8	15	25	- MHz
Operating frequency range	Topr		511-step mode	12	33.8	34	
Operating power supply current	I _{DD}	_	f _{opr} = 33.8688 MHz 511-step mode	_	135	140	mA

Clock pins (XI, XO, ECKI, ECKO)

Characte	ristics	Symbol	Test Circuit	Test C	ondition	Min	Тур.	Max	Unit
Input voltage (1)	"H" level	V _{IH1}	_			3.5	_	_	v
input voltage (1)	"L" level	V _{IL1}		XI, LORI pill	XI, ECKI pin		-	1.5	v
Output voltage (1)	"H" level	V _{OH1}		I _{OH} = −3.0 mA	XO, ECKO pin	4.5	-		v
Output voltage (1) "L" level	"L" level	V _{OL1}		I _{OL} = 5.0 mA	XO, LORO pill		_	0.5	v
Pull-down resistant	ce	R _{XD}	—	XI, ECKI pin			3.0	5.0	kΩ

Input pins

Characte	ristics	Symbol	Test Circuit	Test Co	ondition	Min	Тур.	Max	Unit	
Input voltage (2)	"H" level	V _{IH2}	_		(Note 4)	4.2	_	_	V	
input voltage (2)	"L" level	V _{IL2}	_		(Note 4) –		_	0.8	v	
Input leakage	"H" level	I _{IH2}	_	$V_{IN} = V_{DD}$		(Note 4)	_	_	10	
current	"L" level	I _{IL2}	_	V _{IN} = 0 V	(11018 4)	-10	_	_	μA	
Threshold voltage	"H" level	VP	_		(Note 5)	_	2.8	_	V	
Theshold voltage	"L" level	V _N	_		(1016-5)	_	2.0	_	v	
Hysteresis voltage		V _H			(Note 5)		0.8		V	

Note 4: CKS, STEP0, STEP1, RST, SYNC, ELRO, ELRI, EBCO, EBCI, DIN, EM0, EM1, I²CS, CS, IFCK, IFDI, BOOT, BA0, BA1, TST0~3 (Normally input pins and Schmitt input pins)

Note 5: Pins excluding I²CS pins in Note 1 above (Schmitt input pins)

Output pins

Characte	ristics	Symbol	Test Circuit	Test Co	ondition	Min	Тур.	Max	Unit
Output voltage (2)	"H" level	V _{OH2}	_	I _{OH} = −2.0 mA	(Note 6)	4.5	—	_	V
Output voltage (2)	"L" level	V _{OL2}	_	I _{OL} = 2.0 mA		_	_	0.5	v
Output voltage (3)	"H" level	V _{OH3}		I _{OH} = −4.0 mA	(Note 7)	4.5	_		V
Output voltage (3)	"L" level	V _{OL3}		I _{OL} = 4.0 mA			_	0.5	Ň
Output voltage (4)	"L" level	V _{OL4}		I _{OL} = 4.0 mA	(Note 8)		_	0.5	V
Output open leakag	ge current	I _{OZ4}	_	V _{OH} = V _{DD}			_	±10	μA

Note 6: FS, CKO0, CKO1, MCK, DOUT (Normally output)

Note 7: IFDO (Normally output)

Note 8: IFDI (When I^2C mode output), IFOK, \overline{ACK} , \overline{ERR} (Open drain output)

AC Characteristics (1) Analog

AD converter characteristics

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Maximum input signal level	Vi	_	Input level that ADC digital output does not overflow (Note 9)	1.13	1.20	_	Vrms
Input impedance	Z _{in}	_	LIN, RIN pins (Note 9)		27.0	_	kΩ
S/(N + D) ratio	S/N _{a1}	_	A-Weight, When using X'tal oscillator at 33.8688 MHz (Note 9)	90	98		dB
3/(N + D) 1410	S/N _{a2}	_	CCIR-ARM, When using X'tal oscillator at 33.8688 MHz (Note 9)	88	94		ub
THD + N	THDa	_	20 kHz LPF, When using X'tal oscillator at 33.8688 MHz (Note 9)	_	-77	-70	dB
Crosstalk	CTa	_	A-Weight, When using X'tal oscillator at 33.8688 MHz (Note 9)	_	-95	-88	dB
Dynamic range	DRa	_	A-Weight, When using X'tal oscillator at 33.8688 MHz (Note 9)	_	95	90	dB

Note 9: Input channels: LIN, RIN

DA converter characteristics

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output signal level	V _{O1}	_	Output voltage at full-scale digital input (Note 10)	1.10	1.21	1.32	Vrms
	V _{O2}	_	Output voltage at full-scale digital input (Trim output) (Note 11)	1.35	1.52	1.61	VIIIIS
Trim output pin: attenuation level	VO _{AL}	-	(Note 11)	0	-	-20	dB
Trim output pin: step level	VO _{AS}	-	(Note 11)	_	1		dB
S/N ratio	S/N _d	-	A-Weight, When using X'tal oscillator at 33.8688 MHz (Note 12)	90	100		dB
THD+N	THD _{d1}	-	20 kHz, When using X'tal oscillator at 33.8688 MHz (Note 10)	_	-87	-80	dB
	THD _{d2}	-	20 kHz, When using X'tal oscillator at 33.8688 MHz (Note 11)	_	-82	-75	ub
Crosstalk	CTd	_	A-Weight, When using X'tal oscillator at 33.8688 MHz (Note 12)	_	-95	-88	dB
Dynamic range	DR _d	_	A-Weight, When using X'tal oscillator at 33.8688 MHz (Note 12)	_	95	90	dB

Note 10: Output channel: AOL, AOR, AOC, AOS

Note 11: Output channel: AOCT, AOST

Note 12: Output channel: AOL, AOR, AOC, AOS, AOCT, AOST

AC Characteristics (2) Timing

Clock input pins (XI, ECKI)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Clock cycle	t _{XI}	—	—	29	_	_	ns
Clock "H" cycle width	t _{XIH}	_	_	_	14.5	_	ns
Clock "L" cycle width	t _{XIL}	_	_		14.5	_	ns

Reset pin (RST)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Standby time	t _{RRS}	_	_	10	_	_	ms
Reset pulse width	twrs	_	_	1.0			μs

Timing output

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
CKO output delay time	t _{DFC}	_	-	-150		150	ns

Audio serial interface (EBCI, DIN, EBCO, DOUT)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
ELRI hold time	t∟IH		C _L = 30 pF	-75	—	75	ns
DIN setup time	t _{SDI}		C _L = 30 pF	50	—	—	ns
DIN hold time	t _{HDI}		C _L = 30 pF	50	—	—	ns
EBCI clock cycle	t _{EBCI}	_	C _L = 30 pF	300	_	_	ns
EBCI clock "H" cycle width	t _{EBIH}	_	C _L = 30 pF	150	_	_	ns
EBCI clock "L" cycle width	t _{EBIL}	_	C _L = 30 pF	150	_	_	ns
ELRO hold time	t _{LOH}	_	C _L = 30 pF	-75	_	75	ns
DOUT output delay time (1)	t _{DO1}	_	C _L = 30 pF	_	_	60	ns
DOUT output delay time (2)	t _{DO2}	_	C _L = 30 pF	_	_	60	ns
EBCO clock cycle	t _{EBCO}	_	C _L = 30 pF	300	_	_	ns
EBCO clock "H" cycle width	t _{EBOH}	_	C _L = 30 pF	150	_	_	ns
EBCO clock "L" cycle width	t _{EBOL}	_	C _L = 30 pF	150	—	—	ns

Microcontroller Interface

Standard transmission mode (\overline{CS} , IFCK, IFDI, IFDO, \overline{ACK})

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Standby time	t _{STB}	-		1.0	_	_	μs
$\overline{CS} \downarrow - IFCK \downarrow$ Setup time (Mode 1)	tCCD	_		0.5	_	_	μs
IFCK "L" cycle width	t _{WLC}	_		0.5	_	_	μs
IFCK "H" cycle width	twhc	_		0.5	_	-	μs
IFCK↑ - CS↑ Setup time	tскс	_		0.5	_	_	μs
CS "H" cycle width	twcs	_	(Note 13)	1.0	_	-	μs
IFCK↑ - CS↑ Setup time (Mode 2)	tccu	_		0.5	_	_	μs
IFCK↓ - CS ↓ Setup time	tscк	_		0.5	_	_	μs
IFDI - IFCK↑ Setup time	tSCD	_		0.5	_	_	μs
IFCK↑ - IFDI Hold time	^t HCD	-		0.5	_	Ι	μs
IFCK↓ - IFDO Propagation delay time	tddo	_	C _L = 30 pF	_	_	0.5	μs
IFCK↑ - ACK ↓ Propagation delay time	^t DAKD	_	C _L = 30 pF (Pull-up resistor) R _L = 1 kΩ	_	_	0.5	μs
IFCK↓ - ACK ↑ Propagation delay time	t _{DAKZ}	_	C _L = 30 pF (Pull-up resistor) R _L = 1 KΩ	_	_	0.5	μs


Note 13: The command which is "Sync" in the transfer Sync with Sync signal of a 17 page table 1 control command table needs to set the \overline{CS} = H section to a minimum of 1 fs more until it transmits the following command.(It needs more than 22.68 µs at fs = 44.1 kHz)

I^2C mode (\overline{CS} , IFCK, IFDI)


Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
IFCK clock frequency	f IFCK	_	C _L = 400 pF	0	-	400	kHz
IFCK "H" cycle width	t _H	_	C _L = 400 pF	0.6	_	_	μs
IFCK "L" cycle width	tL	_	C _L = 400 pF	1.3	_	_	μs
Data setup time	t _{DS}	_	C _L = 400 pF	0.1	_	_	μs
Data hold time	t _{DH}	_	C _L = 400 pF	0	_	_	μs
Transmission start condition hold time	t _{SCH}	_	C _L = 400 pF	0.6	_	_	μs
Repeat transmission start condition setup time	t _{SCS}	_	C _L = 400 pF	0.6	_	_	μs
Transmission end condition setup time	t _{ECS}	_	C _L = 400 pF	0.6	_	_	μs
Data transmission interval	t _{BUF}	_	C _L = 400 pF	1.3	—	—	μs
I ² C rise time	t _R	—	C _L = 400 pF	_	_	0.3	μs
I ² C fall time	t _F	—	C _L = 400 pF	_	—	0.3	μs

AC Characteristics Test Points


1. Clock pins (XI, ECKI)




2. Reset




3. Timing output




4. Audio serial interface (ELRI, EBCI, DIN, ELRO, EBCO, DOUT)





5. Microcontroller interface in standard transmission mode (\overline{CS} , IFCK, IFDI, IFDO, \overline{ACK})

6. Microcontroller interface in I²C mode (IFCK, IFDI)




Purchase of TOSHIBA I²C components conveys a license under the Philips I²C Patent Right to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Package Dimensions

QFP100-P-1420-0.65A

Unit : mm



Weight: 1.57 g (typ.)

RESTRICTIONS ON PRODUCT USE

Handbook" etc..

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.