Features

- High-performance, Low-power AVR[®] 8-bit Microcontroller
 - 130 Powerful Instructions Most Single Clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 8 MIPS Throughput at 8 MHz
 - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
- Self-programming In-System Programmable Flash Memory
 - 16K Bytes with Optional Boot Block (256 2K Bytes) Endurance: 1,000 Write/Erase Cycles
 - Boot Section Allows Reprogramming of Program Code without External Programmer
 - Optional Boot Code Section with Independent Lock Bits
 - 512 Bytes EEPROM
 - Endurance: 100,000 Write/Erase Cycles
 - 1024 Bytes Internal SRAM
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Clock with Separate Oscillator and Counter Mode
 - Three PWM Channels
 - 8-channel, 10-bit ADC
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial UART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Four Sleep Modes: Idle, ADC Noise Reduction, Power-save, and Power-down
- Power Consumption at 4 MHz, 3.0V, 25°C
 - Active 5.0 mA
 - Idle Mode 1.9 mA
 - Power-down Mode < 1 μA
- I/O and Packages
 - 32 Programmable I/O Lines
 - 40-pin PDIP and 44-pin TQFP
- Operating Voltages
 - 2.7 5.5V for ATmega163L
 - 4.0 5.5V for ATmega163
- Speed Grades
 - 0 4 MHz for ATmega163L
 - 0 8 MHz for ATmega163



8-bit **AVR**[®] Microcontroller with 16K Bytes In-System Programmable Flash


ATmega163 ATmega163L

Not Recommend for New Designs. Use ATmega16.






Pin Configurations



Description

The ATmega163 is a low-power CMOS 8-bit microcontroller based on the AVR architecture. By executing powerful instructions in a single clock cycle, the ATmega163 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock





cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega163 provides the following features: 16K bytes of In-System Self-Programmable Flash, 512 bytes EEPROM, 1024 bytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a byte oriented Two-wire Serial Interface, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, a programmable serial UART, an SPI serial port, and four software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous Timer Oscillator continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions.

The On-chip ISP Flash can be programmed through an SPI serial interface or a conventional programmer. By installing a Self-Programming Boot Loader, the microcontroller can be updated within the application without any external components. The Boot Program can use any interface to download the application program in the Application Flash memory. By combining an 8-bit CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega163 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega163 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

Pin Descriptions

| VCC | Digital supply voltage. |
|-----------------|--|
| GND | Digital ground. |
| Port A (PA7PA0) | Port A serves as the analog inputs to the A/D Converter. Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers can sink 20mA and can drive LED displays directly. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull- up resistors are activated. The Port A pins are tristated when a reset condition becomes active, even if the clock is not running. |
| Port B (PB7PB0) | Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers can sink 20 mA. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. Port B also serves the functions of various special features of the ATmega83/163 as listed on page 117. The Port B pins are tristated when a reset condition becomes active, even if the clock is not running. |
| Port C (PC7PC0) | Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers can sink 20 mA. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tristated when a reset condition becomes active, even if the clock is not running. |

ATmega163(L)

Port C also serves the functions of various special features of the ATmega163 as listed on page 124.

- Port D (PD7..PD0) Port D is an 8-bit bidirectional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. Port D also serves the functions of various special features of the ATmega163 as listed on page 128. The Port D pins are tristated when a reset condition becomes active, even if the clock is not running.
- **RESET** Reset input. A low level on this pin for more than 500 ns will generate a Reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a Reset.
- **XTAL1** Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.
- XTAL2 Output from the inverting Oscillator amplifier.
- **AVCC** This is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to V_{CC} , even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. See page 105 for details on operation of the ADC.
- AREF AREF is the analog reference input pin for the A/D Converter. For ADC operations, a voltage in the range 2.5V to AVCC can be applied to this pin.
- AGND Analog ground. If the board has a separate analog ground plane, this pin should be connected to this ground plane. Otherwise, connect to GND.
- **Clock Options** The device has the following clock source options, selectable by Flash Fuse bits as shown:

| Device Clocking Option | CKSEL30 |
|------------------------------------|-------------|
| External Crystal/Ceramic Resonator | 1111 - 1010 |
| External Low-frequency Crystal | 1001 - 1000 |
| External RC Oscillator | 0111 - 0101 |
| Internal RC Oscillator | 0100 - 0010 |
| External Clock | 0001 - 0000 |

Table 1. Device Clocking Options Select⁽¹⁾

Note: 1. "1" means unprogrammed, "0" means programmed.

The various choices for each clocking option give different start-up times as shown in Table 5 on page 25.

Internal RC Oscillator The internal RC Oscillator option is an On-chip Oscillator running at a fixed frequency of nominally 1 MHz. If selected, the device can operate with no external components. The device is shipped with this option selected. See "EEPROM Read/Write Access" on page 62 for information on calibrating this Oscillator.






Crystal Oscillator

External Clock


XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 2. Either a quartz crystal or a ceramic resonator may be used.

Figure 2. Oscillator Connections




To drive the device from an external clock source, XTAL1 should be driven as shown in Figure 3.





External RC Oscillator For timing insensitive applications, the external RC configuration shown in Figure 4 can be used. For details on how to choose R and C, see Table 64 on page 162.

Figure 4. External RC Configuration



Timer OscillatorFor the Timer Oscillator pins, TOSC1 and TOSC2, the crystal is connected directly
between the pins. No external capacitors are needed. The Oscillator is optimized for use
with a 32,768 Hz watch crystal. Applying an external clock source to the TOSC1 pin is
not recommended.

6 ATmega163(L)

Architectural Overview

The fast-access Register File concept contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of the three address pointers is also used as the address pointer for look-up tables in Flash Program memory. These added function registers are the 16-bits X-, Y-, and Z-register.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 5 shows the ATmega163 AVR Enhanced RISC microcontroller architecture.


In addition to the register operation, the conventional Memory Addressing modes can be used on the Register File as well. This is enabled by the fact that the Register File is assigned the 32 lowest Data Space addresses (\$00 - \$1F), allowing them to be accessed as though they were ordinary memory locations.

The I/O Memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, \$20 - \$5F.









The AVR uses a Harvard architecture concept – with separate memories and buses for program and data. The Program memory is executed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the Program memory. This concept enables instructions to be executed in every clock cycle. The Program memory is In-System Re-programmable Flash memory.

With the jump and call instructions, the whole 8K word address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot Program section (256 to 2,048 bytes, see page 134) and the Application Program section. Both sections have dedicated Lock bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section is allowed only in the Boot Program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 11-bit Stack Pointer SP is read/write accessible in the I/O space.


8 ATmega163(L)

The 1,024 bytes data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its Control Registers in the I/O space with an additional Global Interrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table at the beginning of the Program memory. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

Figure 6. Memory Maps







The General Purpose Register File

Figure 7 shows the structure of the 32 general purpose working registers in the CPU.

Figure 7. AVR CPU General Purpose Working Registers

| | 7 | 0 | Addr. | |
|-----------|-----|---|-------|----------------------|
| | R0 | | \$00 | |
| | R1 | | \$01 | |
| | R2 | | \$02 | |
| | | | | |
| | R13 | 3 | \$0D | |
| General | R14 | Ļ | \$0E | |
| Purpose | R15 | 5 | \$0F | |
| Working | R16 | 5 | \$10 | |
| Registers | R17 | , | \$11 | |
| | | | | |
| | R26 | 6 | \$1A | X-register Low Byte |
| | R27 | , | \$1B | X-register High Byte |
| | R28 | 3 | \$1C | Y-register Low Byte |
| | R29 |) | \$1D | Y-register High Byte |
| | R30 |) | \$1E | Z-register Low Byte |
| | R31 | | \$1F | Z-register High Byte |

All the register operating instructions in the instruction set have direct and single cycle access to all registers. The only exception is the five constant arithmetic and logic instructions SBCI, SUBI, CPI, ANDI, and ORI between a constant and a register, and the LDI instruction for load immediate constant data. These instructions apply to the second half of the registers in the Register File – R16..R31. The general SBC, SUB, CP, AND, and OR and all other operations between two registers or on a single register apply to the entire Register File.

As shown in Figure 7, each register is also assigned a data memory address, mapping them directly into the first 32 locations of the user Data Space. Although not being physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y-, and Z-registers can be set to index any register in the file.

The X-register, Y-register, and
Z-registerThe registers R26..R31 have some added functions to their general purpose usage.
These registers are address pointers for indirect addressing of the Data Space. The
three indirect address registers X, Y, and Z are defined as:

Figure 8. The X-, Y-, and Z-registers

| | 15 | ХН | XL | 0 | |
|--------------|------------|----|------------|---|---|
| X - register | 7 | | 0 7 | | 0 |
| | R27 (\$1B) | | R26 (\$1A) | | |
| | 15 | YH | YL | 0 | |
| Y - register | 7 | | 0 7 | | 0 |
| | R29 (\$1D) | | R28 (\$1C) | | |
| | 15 | ZH | ZL | 0 | |
| Z - register | 7 | | 0 7 | | 0 |
| | R31 (\$1F) | | R30 (\$1E) | | |

In the different addressing modes these address registers have functions as fixed displacement, automatic increment and decrement (see the descriptions for the different instructions).

The ALU – Arithmetic Logic Unit The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, ALU operations between registers in the Register File are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. ATmega163 also provides a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the Instruction Set section for a detailed description.

The In-System Self-
Programmable Flash
Program MemoryThe ATmega163 contains 16K bytes On-chip In-System Self-Programmable Flash
memory for program storage. Since all instructions are 16- or 32-bit words, the Flash is
organized as 8K x 16. The Flash Program memory space is divided in two sections,
Boot Program section and Application Program section.


The Flash memory has an endurance of at least 1,000 write/erase cycles. The ATmega163 Program Counter (PC) is 13 bits wide, thus addressing the 8,192 Program Memory locations. The operation of Boot Program section and associated Boot Lock bits for software protection are described in detail on page 134. See also page 154 for a detailed description on Flash data serial downloading.

Constant tables can be allocated within the entire Program Memory address space (see the LPM – Load Program Memory instruction description).

See also page 12 for the different Program Memory Addressing modes.

The SRAM Data Memory Figure 9 shows how the ATmega163 SRAM Memory is organized.

Figure 9. SRAM Organization






| | The lower 1,120 Data Memory locations address the Register File, the I/O Memory, and the internal data SRAM. The first 96 locations address the Register File + I/O Memory, and the next 1,024 locations address the internal data SRAM. |
|--|--|
| | The five different addressing modes for the data memory cover: Direct, Indirect with Dis- placement, Indirect, Indirect with Pre-decrement, and Indirect with Post-increment. In the Register File, registers R26 to R31 feature the indirect Addressing Pointer Registers. |
| | The direct addressing reaches the entire data space. |
| | The Indirect with Displacement mode features a 63 address locations reach from the base address given by the Y- or Z-register. |
| | When using register indirect addressing modes with automatic pre-decrement and post- increment, the address registers X, Y, and Z are decremented and incremented. |
| | The 32 general purpose working registers, 64 I/O Registers, and the 1,024 bytes of internal data SRAM in the ATmega163 are all accessible through all these addressing modes. |
| The Program and Data Addressing Modes | The ATmega163 AVR Enhanced RISC microcontroller supports powerful and efficient addressing modes for access to the Program Memory (Flash) and Data Memory (SRAM, Register File, and I/O Memory). This section describes the different addressing modes supported by the AVR architecture. In the figures, OP means the operation code part of the instruction word. To simplify, not all figures show the exact location of the addressing bits. |
| Register Direct, Single Register Rd | Figure 10. Direct Single Register Addressing |
| | OP d d |

The operand is contained in register d (Rd).

31

ATmega163(L)

Register Direct, Two Registers Figure 11. Direct Register Addressing, Two Registers Rd And Rr




Operands are contained in register r (Rr) and d (Rd). The result is stored in register d (Rd).

I/O Direct


Data Direct

Figure 12. I/O Direct Addressing



Operand address is contained in 6 bits of the instruction word. n is the destination or source register address.

Figure 13. Direct Data Addressing



A 16-bit Data Address is contained in the 16 LSBs of a two-word instruction. Rd/Rr specify the destination or source register.





Figure 14. Data Indirect with Displacement

15 0 Y OR Z - REGISTER 15 10 6 5 0 OP n a \$00000 \$00000 \$0000 \$00


Operand address is the result of the Y- or Z-register contents added to the address contained in 6 bits of the instruction word.

Data Indirect

Data Indirect with

Displacement

Figure 15. Data Indirect Addressing



Operand address is the contents of the X-, Y-, or the Z-register.

Figure 16. Data Indirect Addressing with Pre-decrement

Data Space \$0000


The X-, Y-, or the Z-register is decremented before the operation. Operand address is the decremented contents of the X-, Y-, or the Z-register.

Data Indirect with Predecrement


ATmega163(L)

Data Indirect with Postincrement

Figure 17. Data Indirect Addressing with Post-increment



The X-, Y-, or the Z-register is incremented after the operation. Operand address is the content of the X-, Y-, or the Z-register prior to incrementing.




15

Constant Addressing Using The LPM and SPM Instructions


Indirect Program Addressing,

IJMP and ICALL



Constant byte address is specified by the Z-register contents. The 15 MSBs select word address (0 - 8K). For LPM, the LSB selects Low Byte if cleared (LSB = 0) or High Byte if set (LSB = 1). For SPM, the LSB should be cleared.

Figure 19. Indirect Program Memory Addressing




Program execution continues at address contained by the Z-register (i.e., the PC is loaded with the contents of the Z-register).





Relative Program Addressing, Figure 20. Relative Program Memory Addressing RJMP and RCALL



Program execution continues at address PC + k + 1. The relative address k is from -2,048 to 2,047.

The EEPROM DataThe ATmega163 contains 512 bytes of data EEPROM memory. It is organized as a sep-
arate data space, in which single bytes can be read and written. The EEPROM has an
endurance of at least 100,000 write/erase cycles. The access between the EEPROM
and the CPU is described on page 62 specifying the EEPROM Address Registers, the
EEPROM Data Register, and the EEPROM Control Register.

For the SPI data downloading, see page 154 for a detailed description.

Memory Access Times This section describes the general access timing concepts for instruction execution and internal memory access.

The AVR CPU is driven by the System Clock Ø, directly generated from the main Oscillator for the chip. No internal clock division is used.

Figure 21 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast-access Register File concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.

Figure 21. The Parallel Instruction Fetches and Instruction Executions






Figure 22 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation using two register operands is executed, and the result is stored back to the destination register.


Execution Timing


ATmega163(L)





The internal data SRAM access is performed in two System Clock cycles as described in Figure 23.





I/O Memory

The I/O space definition of the ATmega163 is shown in the following table:

Table 2. ATmega163 I/O Space (1)

| I/O Address (SRAM Address) | Name | Function |
|-------------------------------|-------|--|
| \$3F (\$5F) | SREG | Status REGister |
| \$3E (\$5E) | SPH | Stack Pointer High |
| \$3D (\$5D) | SPL | Stack Pointer Low |
| \$3B (\$5B) | GIMSK | General Interrupt MaSK Register |
| \$3A (\$5A) | GIFR | General Interrupt Flag Register |
| \$39 (\$59) | TIMSK | Timer/Counter Interrupt MaSK Register |
| \$38 (\$58) | TIFR | Timer/Counter Interrupt Flag Register |
| \$37 (\$57) | SPMCR | SPM Control Register |
| \$36 (\$56) | TWCR | Two-wire Serial Interface Control Register |
| \$35 (\$55) | MCUCR | MCU general Control Register |
| \$34 (\$54) | MCUSR | MCU general Status Register |
| \$33 (\$53) | TCCR0 | Timer/Counter0 Control Register |





| Table 2. | ATmega163 I/O Spa | ce (Continued) ⁽¹⁾ |
|----------|-------------------|-------------------------------|
|----------|-------------------|-------------------------------|

| I/O Address (SRAM Address) | Name | Function | |
|-------------------------------|--------|--|--|
| \$32 (\$52) | TCNT0 | Timer/Counter0 (8-bit) | |
| \$31 (\$51) | OSCCAL | Oscillator Calibration Register | |
| \$30 (\$50) | SFIOR | Special Function I/O Register | |
| \$2F (\$4F) | TCCR1A | Timer/Counter1 Control Register A | |
| \$2E (\$4E) | TCCR1B | Timer/Counter1 Control Register B | |
| \$2D (\$4D) | TCNT1H | Timer/Counter1 High-byte | |
| \$2C (\$4C) | TCNT1L | Timer/Counter1 Low-byte | |
| \$2B (\$4B) | OCR1AH | Timer/Counter1 Output Compare Register A High-byte | |
| \$2A (\$4A) | OCR1AL | Timer/Counter1 Output Compare Register A Low-byte | |
| \$29 (\$49) | OCR1BH | Timer/Counter1 Output Compare Register B High-byte | |
| \$28 (\$48) | OCR1BL | Timer/Counter1 Output Compare Register B Low-byte | |
| \$27 (\$47) | ICR1H | T/C 1 Input Capture Register High-byte | |
| \$26 (\$46) | ICR1L | T/C 1 Input Capture Register Low-byte | |
| \$25 (\$45) | TCCR2 | Timer/Counter2 Control Register | |
| \$24 (\$44) | TCNT2 | Timer/Counter2 (8-bit) | |
| \$23 (\$43) | OCR2 | Timer/Counter2 Output Compare Register | |
| \$22 (\$42) | ASSR | Asynchronous Mode Status Register | |
| \$21 (\$41) | WDTCR | Watchdog Timer Control Register | |
| \$20 (\$40) | UBRRHI | UART Baud Rate Register High-byte | |
| \$1F (\$3F) | EEARH | EEPROM Address Register High-byte | |
| \$1E (\$3E) | EEARL | EEPROM Address Register Low-byte | |
| \$1D (\$3D) | EEDR | EEPROM Data Register | |
| \$1C (\$3C) | EECR | EEPROM Control Register | |
| \$1B (\$3B) | PORTA | Data Register, Port A | |
| \$1A (\$3A) | DDRA | Data Direction Register, Port A | |
| \$19 (\$39) | PINA | Input Pins, Port A | |
| \$18 (\$38) | PORTB | Data Register, Port B | |
| \$17 (\$37) | DDRB | Data Direction Register, Port B | |
| \$16 (\$36) | PINB | Input Pins, Port B | |
| \$15 (\$35) | PORTC | Data Register, Port C | |
| \$14 (\$34) | DDRC | Data Direction Register, Port C | |
| \$13 (\$33) | PINC | Input Pins, Port C | |
| \$12 (\$32) | PORTD | Data Register, Port D | |
| \$11 (\$31) | DDRD | Data Direction Register, Port D | |
| \$10 (\$30) | PIND | Input Pins, Port D | |

18 ATmega163(L) I

| I/O Address (SRAM Address) | Name | Function | |
|-------------------------------|-------|--|--|
| \$0F (\$2F) | SPDR | SPI I/O Data Register | |
| \$0E (\$2E) | SPSR | SPI Status Register | |
| \$0D (\$2D) | SPCR | SPI Control Register | |
| \$0C (\$2C) | UDR | UART I/O Data Register | |
| \$0B (\$2B) | UCSRA | UART Control and Status Register A | |
| \$0A (\$2A) | UCSRB | UART Control and Status Register B | |
| \$09 (\$29) | UBRR | UART Baud Rate Register | |
| \$08 (\$28) | ACSR | Analog Comparator Control and Status Register | |
| \$07 (\$27) | ADMUX | ADC Multiplexer Select Register | |
| \$06 (\$26) | ADCSR | ADC Control and Status Register | |
| \$05 (\$25) | ADCH | ADC Data Register High | |
| \$04 (\$24) | ADCL | ADC Data Register Low | |
| \$03 (\$23) | TWDR | Two-wire Serial Interface Data Register | |
| \$02 (\$22) | TWAR | Two-wire Serial Interface (Slave) Address Register | |
| \$01 (\$21) | TWSR | Two-wire Serial Interface Status Register | |
| \$00 (\$20) | TWBR | Two-wire Serial Interface Bit Rate Register | |

Table 2. ATmega163 I/O Space (Continued)⁽¹⁾

Note: 1. Reserved and unused locations are not shown in the table.

All ATmega163 I/Os and peripherals are placed in the I/O space. The I/O locations are accessed by the IN and OUT instructions, transferring data between the 32 general purpose working registers and the I/O space. I/O Registers within the address range \$00 - \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction set chapter for more details. When using the I/O specific commands IN and OUT, the I/O addresses \$00 - \$3F must be used. When addressing I/O Registers as SRAM, \$20 must be added to these addresses. All I/O Register addresses throughout this document are shown with the SRAM address in parentheses.

For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.


Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any Flag read as set, thus clearing the Flag. The CBI and SBI instructions work with registers \$00 to \$1F only.

The I/O and Peripherals Control Registers are explained in the following sections.





The Status Register – SREG The *AVR* Status Register – SREG – at I/O space location \$3F (\$5F) is defined as:



• Bit 7 – I: Global Interrupt Enable

The Global Interrupt Enable bit must be set (one) for the interrupts to be enabled. The individual interrupt enable control is then performed in the Interrupt Mask Registers. If the Global Interrupt Enable Register is cleared (zero), none of the interrupts are enabled independent of the values of the Interrupt Mask Registers. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts.

• Bit 6 – T: Bit Copy Storage

The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source and destination for the operated bit. A bit from a register in the Register File can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the Register File by the BLD instruction.

• Bit 5 – H: Half Carry Flag

The Half Carry Flag H indicates a half carry in some arithmetic operations. See the Instruction Set Description for detailed information.

• Bit 4 – S: Sign Bit, S = N ⊕ V

The S-bit is always an exclusive or between the Negative Flag N and the Two's Complement Overflow Flag V. See the Instruction Set Description for detailed information.

• Bit 3 – V: Two's Complement Overflow Flag

The Two's Complement Overflow Flag V supports two's complement arithmetics. See the Instruction Set Description for detailed information.

• Bit 2 – N: Negative Flag

The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the Instruction Set Description for detailed information.

• Bit 1 – Z: Zero Flag

The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the Instruction Set Description for detailed information.

• Bit 0 – C: Carry Flag

The Carry Flag C indicates a carry in an arithmetic or logic operation. See the Instruction Set Description for detailed information.

Note that the Status Register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt routine. This must be handled by software.

The Stack Pointer – SP

The ATmega163 Stack Pointer is implemented as two 8-bit registers in the I/O space locations \$3E (\$5E) and \$3D (\$5D). As the ATmega163 data memory has \$460 locations, 11 bits are used.

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|---------------|-----|-----|-----|-----|-----|------|-----|-----|-----|
| \$3E (\$5E) | - | - | - | - | - | SP10 | SP9 | SP8 | SPH |
| \$3D (\$5D) | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | SPL |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Read/Write | R | R | R | R | R | R/W | R/W | R/W | |
| | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

The Stack Pointer points to the data SRAM Stack area where the Subroutine and Interrupt Stacks are located. This Stack space in the data SRAM must be defined by the program before any subroutine calls are executed or interrupts are enabled. The Stack Pointer must be set to point above \$60. The Stack Pointer is decremented by one when data is pushed onto the Stack with the PUSH instruction, and it is decremented by two when the return address is pushed onto the Stack with subroutine call and interrupt. The Stack Pointer is incremented by one when data is popped from the Stack with the POP instruction, and it is incremented by two when data is popped from the Stack with return from subroutine RET or return from interrupt RETI.

Reset and InterruptThe ATmega163 provides 17 different interrupt sources. These interrupts and the separateHandlingThe ATmega163 provides 17 different interrupt sources. These interrupts and the separateBandlingReset Vector, each have a separateProgram Vector in the Program Memoryspace. All interrupts are assigned individual enable bits which must be set (one)together with the I-bit in the Status Register in order to enable the interrupt.

The lowest addresses in the Program Memory space are automatically defined as the Reset and Interrupt Vectors. The complete list of vectors is shown in Table 3. The list also determines the priority levels of the different interrupts. The lower the address the higher is the priority level. RESET has the highest priority, and next is INTO – the External Interrupt Request 0, etc.

| Vector No. | Program Address | Source | Interrupt Definition |
|------------|----------------------|--------------|---|
| 1 | \$000 ⁽¹⁾ | RESET | External Pin, Power-on Reset, Brown-out Reset and Watchdog Reset |
| 2 | \$002 | INT0 | External Interrupt Request 0 |
| 3 | \$004 | INT1 | External Interrupt Request 1 |
| 4 | \$006 | TIMER2 COMP | Timer/Counter2 Compare Match |
| 5 | \$008 | TIMER2 OVF | Timer/Counter2 Overflow |
| 6 | \$00A | TIMER1 CAPT | Timer/Counter1 Capture Event |
| 7 | \$00C | TIMER1 COMPA | Timer/Counter1 Compare Match A |
| 8 | \$00E | TIMER1 COMPB | Timer/Counter1 Compare Match B |
| 9 | \$010 | TIMER1 OVF | Timer/Counter1 Overflow |
| 10 | \$012 | TIMER0 OVF | Timer/Counter0 Overflow |
| 11 | \$014 | SPI, STC | Serial Transfer Complete |
| 12 | \$016 | UART, RXC | UART, Rx Complete |

Table 3. Reset and Interrupt Vectors





| Table 3. Reset and Interrupt vectors (Continued) | | | | | | | | |
|--|--------------------|------------|---------------------------|--|--|--|--|--|
| Vector No. | Program Address | Source | Interrupt Definition | | | | | |
| 13 | \$018 | UART, UDRE | UART Data Register Empty | | | | | |
| 14 | \$01A | UART, TXC | UART, Tx Complete | | | | | |
| 15 | \$01C | ADC | ADC Conversion Complete | | | | | |
| 16 | \$01E | EE_RDY | EEPROM Ready | | | | | |
| 17 | \$020 | ANA_COMP | Analog Comparator | | | | | |
| 18 | \$022 | тwi | Two-wire Serial Interface | | | | | |

| Table 3. | Reset and | Interrupt | Vectors | (Continued) |
|----------|-----------|-----------|---------|-------------|
|----------|-----------|-----------|---------|-------------|

1. When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader Note: address at reset, see "Boot Loader Support" on page 134.

The most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega163 is:

| Addres | s Labels | Code | C | Comments |
|--------|----------|------|--------------|---|
| \$000 | | jmp | RESET ; | Reset Handler |
| \$002 | | jmp | EXT_INTO ; | ; IRQ0 Handler |
| \$004 | | jmp | EXT_INT1 ; | ; IRQ1 Handler |
| \$006 | | jmp | TIM2_COMP ; | ; Timer2 Compare Handler |
| \$008 | | jmp | TIM2_OVF ; | ; Timer2 Overflow Handler |
| \$00a | | jmp | TIM1_CAPT ; | ; Timerl Capture Handler |
| \$00c | | jmp | TIM1_COMPA ; | ; Timerl Compare A Handler |
| \$00e | | jmp | TIM1_COMPB ; | ; Timerl Compare B Handler |
| \$010 | | jmp | TIM1_OVF ; | ; Timerl Overflow Handler |
| \$012 | | jmp | TIM0_OVF ; | Timer0 Overflow Handler |
| \$014 | | jmp | SPI_STC ; | SPI Transfer Complete Handler |
| \$016 | | jmp | UART_RXC ; | UART RX Complete Handler |
| \$018 | | jmp | UART_DRE ; | UDR Empty Handler |
| \$01a | | jmp | UART_TXC ; | UART TX Complete Handler |
| \$01c | | jmp | ADC ; ADC | C Conversion Complete Interrupt Handler |
| \$01e | | jmp | EE_RDY ; | EEPROM Ready Handler |
| \$020 | | jmp | ANA_COMP ; | Analog Comparator Handler |
| \$022 | | jmp | TWI ; Two | o-wire Serial Interface Interrupt Handler |
| ; | | | | |
| \$024 | MAIN: | ldi | rl6,high(RAM | IEND) ; Main program start |
| \$025 | | out | SPH,r16 ; | Set stack pointer to top of RAM |
| \$026 | | ldi | r16,low(RAME | ND) |
| \$027 | | out | SPL,r16 | |
| | | | | |

When the BOOTRST Fuse is programmed and the Boot section size set to 512 bytes, the most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega163 is:

| Address | Labels | Code | Comments |
|-----------|--------|--|---|
| \$002 | | jmp | EXT_INT0 ; IRQ0 Handler |
| | ••• | | |
| \$022 | | jmp | TWI ; Two-wire Serial Interface Interrupt Handler |
| ; | | | |
| \$024 | MAIN: | ldi | r16,high(RAMEND) ; Main program start |
| \$025 | | out | SPH,rl6 ; Set stack pointer to top of RAM |
| \$026 | | ldi | r16,low(RAMEND) |
| \$027 | | out | SPL,r16 |
| \$028 | | <instr:< td=""><td>> xxx</td></instr:<> | > xxx |
| ; | | | |
| .org \$1f | 00 | | |
| \$1f00 | | jmp | RESET ; Reset Handler |
| | | | |

Reset Sources

The ATmega163 has four sources of reset:

- Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset threshold (V_{POT}).
- External Reset. The MCU is reset when a low level is present on the RESET pin for more than 500 ns.
- Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and the Watchdog is enabled.
- Brown-out Reset. The MCU is reset when the supply voltage V_{CC} is below the Brown-out Reset threshold (V_{BOT}).

During Reset, all I/O Registers are set to their initial values, and the program starts execution from address \$000 (unless the BOOTRST Fuse is programmed, as explained above). The instruction placed in this address location must be a JMP – absolute jump – instruction to the reset handling routine. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. The circuit diagram in Figure 24 shows the Reset Logic. Table 4 and Table 5 define the timing and electrical parameters of the reset circuitry.





Figure 24. Reset Logic




Table 4. Reset Characteristics ($V_{CC} = 5.0V$)

| Symbol | Parameter | Condition | Min | Тур | Max | Units | |
|------------------|---|----------------|-----|-----|----------------------|-------|--|
| V _{POT} | Power-on Reset Threshold Voltage (rising) | | 1.0 | 1.4 | 1.8 | V | |
| | Power-on Reset Threshold Voltage (falling) ⁽¹⁾ | | 0.4 | 0.6 | 0.8 | V | |
| V _{RST} | RESET Pin Threshold Voltage | | _ | _ | 0.85 V _{CC} | V | |
| V | Brown-out Reset Threshold | (BODLEVEL = 1) | 2.4 | 2.7 | 3.2 | V | |
| V _{BOT} | Voltage | (BODLEVEL = 0) | 3.5 | 4.0 | 4.5 | V | |

Notes: 1. The Power-on Reset will not work unless the supply voltage has been below V_{POT} (falling).

| CKSEL ⁽²⁾ | Start-up Time, V _{CC} = 2.7V, BODLEVEL Unprogrammed | Start-up Time, V _{CC} = 4.0V, BODLEVEL Programmed | Recommended Usage ⁽³⁾ |
|----------------------|---|---|--|
| 0000 | 4.2 ms + 6 CK | 5.8 ms + 6 CK | Ext. Clock, fast rising power |
| 0001 | 30 µs + 6 CK ⁽⁴⁾ | 10 µs + 6 CK ⁽⁵⁾ | Ext. Clock, BOD enabled |
| 0010 ⁽⁶⁾ | 67 ms + 6 CK | 92 ms + 6 CK | Int. RC Oscillator, slowly rising power |
| 0011 | 4.2 ms + 6 CK | 5.8 ms + 6 CK | Int. RC Oscillator, fast rising power |
| 0100 | 30 µs + 6 CK ⁽⁴⁾ | 10 µs + 6 CK ⁽⁵⁾ | Int. RC Oscillator, BOD enabled |
| 0101 | 67 ms + 6 CK | 92 ms + 6 CK | Ext. RC Oscillator, slowly rising power |
| 0110 | 4.2 ms + 6 CK | 5.8 ms + 6 CK | Ext. RC Oscillator, fast rising power |
| 0111 | 30 µs + 6 CK ⁽⁴⁾ | 10 µs + 6 CK ⁽⁵⁾ | Ext. RC Oscillator, BOD enabled |
| 1000 | 67ms + 32K CK | 92 ms + 32K CK | Ext. Low-frequency Crystal |
| 1001 | 67 ms + 1K CK | 92 ms + 1K CK | Ext. Low-frequency Crystal |
| 1010 | 67 ms + 16K CK | 92 ms + 16K CK | Crystal Oscillator, slowly rising power |
| 1011 | 4.2 ms + 16K CK | 5.8 ms + 16K CK | Crystal Oscillator, fast rising power |
| 1100 | 30 µs + 16K CK ⁽⁴⁾ | 10 µs + 16K CK ⁽⁵⁾ | Crystal Oscillator, BOD enabled |
| 1101 | 67 ms + 1K CK | 92 ms + 1K CK | Ceramic Resonator/Ext. Clock, slowly rising power |
| 1110 | 4.2 ms + 1K CK | 5.8 ms + 1K CK | Ceramic Resonator, fast rising power |
| 1111 | 30 µs + 1K CK ⁽⁴⁾ | 10 µs + 1K CK ⁽⁵⁾ | Ceramic Resonator, BOD enabled |

 Table 5. Reset Delay Selections⁽¹⁾

Notes: 1. On power-up, the start-up time is increased with typ. 0.6 ms.

2. "1" means unprogrammed, "0" means programmed.

3. For possible clock selections, see "Clock Options" on page 5.

- 4. When BODEN is programmed, add 100 $\mu s.$
- 5. When BODEN is programmed, add 25 $\mu s.$
- 6. Default value.

Table 5 shows the Start-up Times from Reset. When the CPU wakes up from Powerdown or Power-save, only the clock counting part of the start-up time is used. The Watchdog Oscillator is used for timing the real time part of the start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 6.

The frequency of the Watchdog Oscillator is voltage dependent as shown in the Electrical Characteristics section. The device is shipped with CKSEL = "0010" (Int. RC Oscillator, slowly rising power).





| BODLEVEL | V _{CC} Condition | Time-out | Number of Cycles |
|--------------|---------------------------|----------|------------------|
| Unprogrammed | 2.7V | 30 µs | 8 |
| Unprogrammed | 2.7V | 130 µs | 32 |
| Unprogrammed | 2.7V | 4.2 ms | 1K |
| Unprogrammed | 2.7V | 67 ms | 16K |
| Programmed | 4.0V | 10 µs | 8 |
| Programmed | 4.0V | 35 µs | 32 |
| Programmed | 4.0V | 5.8 ms | 4K |
| Programmed | 4.0V | 92 ms | 64K |


| Table 6. Number of Watchdog Oscillator Cycles ⁽¹⁾ | Table 6. | Number of | Watchdog | Oscillator | Cycles ⁽¹⁾ |
|--|----------|-----------|----------|------------|-----------------------|
|--|----------|-----------|----------|------------|-----------------------|

Note: 1. The Bodlevel Fuse can be used to select start-up times even if the Brown-out Detection is disabled (BODEN Fuse unprogrammed).


Power-on ResetA Power-on Reset (POR) pulse is generated by an On-chip detection circuit. The detection level is defined in Table 4. The POR is activated whenever V_{CC} is below the detection level. The POR circuit can be used to trigger the Start-up Reset, as well as to detect a failure in supply voltage.


A Power-on Reset (POR) circuit ensures that the device is reset from Power-on. Reaching the Power-on Reset threshold voltage invokes a delay counter, which determines the delay, for which the device is kept in RESET after V_{CC} rise. The Time-out Period of the delay counter can be defined by the user through the CKSEL Fuses. The different selections for the delay period are presented in Table 5. The RESET signal is activated again, without any delay, when the V_{CC} decreases below detection level.

Figure 25. MCU Start-up, $\overline{\text{RESET}}$ Tied to V_{CC}.



ATmega163(L)






External Reset

An External Reset is generated by a low level on the RESET pin. Reset pulses longer than 500 ns will generate a Reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a Reset. When the applied signal reaches the Reset Threshold Voltage – V_{RST} on its positive edge, the delay timer starts the MCU after the Time-out Period t_{TOUT} has expired.





Brown-out Detection


ATmega163 has an On-chip Brown-out Detection (BOD) circuit for monitoring the V_{CC} level during the operation. The BOD circuit can be enabled/disabled by the fuse BODEN. When the BOD is enabled (BODEN programmed), and V_{CC} decreases to a value below the trigger level, the Brown-out Reset is immediately activated. When V_{CC} increases above the trigger level, the Brown-out Reset is deactivated after a delay. The delay is defined by the user in the same way as the delay of POR signal, in Table 5. The trigger level for the BOD can be selected by the fuse BODLEVEL to be 2.7V (BODLEVEL unprogrammed), or 4.0V (BODLEVEL programmed). The trigger level has a hysteresis of 50 mV to ensure spike free Brown-out Detection.

The BOD circuit will only detect a drop in V_{CC} if the voltage stays below the trigger level for longer than 9 µs for trigger level 4.0V, 21 µs for trigger level 2.7V (typical values).










The hysteresis on V_{BOT} : $V_{BOT+} = V_{BOT} + 25 \text{ mV}$, $V_{BOT-} = V_{BOT} - 25 \text{ mV}$

Watchdog Reset


When the Watchdog times out, it will generate a short reset pulse of 1 XTAL cycle duration. On the falling edge of this pulse, the delay timer starts counting the Time-out Period t_{TOUT} . Refer to page 60 for details on operation of the Watchdog Timer.





MCU Status Register – MCUSR

The MCU Status Register provides information on which reset source caused an MCU Reset.



• Bits 7..4 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and always read as zero.

• Bit 3 – WDRF: Watchdog Reset Flag

This bit is set if a Watchdog Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the Flag.

| | Bit 2 – BORF: Brown-out Reset Flag |
|---|--|
| | This bit is set if a Brown-out Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the Flag. |
| | Bit 1 – EXTRF: External Reset Flag |
| | This bit is set if an External Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag. |
| | Bit 0 – PORF: Power-on Reset Flag |
| | This bit is set if a Power-on Reset occurs. The bit is reset only by writing a logic zero to the flag. |
| | To make use of the Reset Flags to identify a reset condition, the user should read and then reset the MCUSR as early as possible in the program. If the register is cleared before another reset occurs, the source of the reset can be found by examining the Reset Flags. |
| Internal Voltage Reference | ATmega163 features an internal bandgap reference with a nominal voltage of 1.22V. This reference is used for Brown-out Detection, and it can be used as an input to the Analog Comparator and ADC. The 2.56V reference to the ADC is also generated from the internal bandgap reference. |
| Voltage Reference Enable Signals and Start-up Time | To save power, the reference is not always turned on. The reference is on during the following situations:1. When the BOD is enabled (by programming the BODEN Fuse)2. When the bandgap reference is connected to the Analog Comparator (by setting |
| | the ACBG bit in ACSR). |
| | 3. When the ADC is enabled. |
| | Thus, when the BOD is not enabled, after setting the ACBG bit, the user must always allow the reference to start up before the output from the Analog Comparator is used. The bandgap reference uses typically 10 μ A, and to reduce power consumption in Power-down mode, the user can avoid the three conditions above to ensure that the reference is turned off before entering Power-down mode. |
| Interrupt Handling | The ATmega163 has two 8-bit Interrupt Mask Control Registers: GIMSK – General Interrupt Mask Register and TIMSK – Timer/Counter Interrupt Mask Register. |
| | When an interrupt occurs, the Global Interrupt Enable I-bit is cleared (zero) and all interrupts are disabled. The user software must set (one) the I-bit to enable nested interrupts. The I-bit is set (one) when a Return from Interrupt instruction – RETI – is executed. |
| | When the Program Counter is vectored to the actual Interrupt Vector in order to execute the interrupt handling routine, hardware clears the corresponding flag that generated the interrupt. Some of the interrupt flags can also be cleared by writing a logic one to the flag bit position(s) to be cleared. |
| | If an interrupt condition occurs when the corresponding interrupt enable bit is cleared (zero), the Interrupt Flag will be set and remembered until the interrupt is enabled, or the flag is cleared by software. |





If one or more interrupt conditions occur when the Global Interrupt Enable bit is cleared (zero), the corresponding interrupt flag(s) will be set and remembered until the Global Interrupt Enable bit is set (one), and will be executed by order of priority.

Note that external level interrupt does not have a flag, and will only be remembered for as long as the interrupt condition is present.

Note that the Status Register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt routine. This must be handled by software.

Interrupt Response Time The interrupt execution response for all the enabled AVR interrupts is four clock cycles minimum. After four clock cycles the Program Vector address for the actual interrupt handling routine is executed. During this four clock cycle period, the Program Counter (13 bits) is pushed onto the Stack. The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. If an interrupt occurs during execution of a multicycle instruction, this instruction is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt execution response time is increased by four clock cycles.

A return from an interrupt handling routine takes four clock cycles. During these four clock cycles, the Program Counter (two bytes) is popped back from the Stack, the Stack Pointer is incremented by two, and the I Flag in SREG is set. When *AVR* exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.

The General Interrupt Mask Register – GIMSK



• Bit 7 – INT1: External Interrupt Request 1 Enable

When the INT1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is activated. The Interrupt Sense Control1 bits 1/0 (ISC11 and ISC10) in the MCU general Control Register (MCUCR) define whether the external interrupt is activated on rising and/or falling edge of the INT1 pin or level sensed. Activity on the pin will cause an interrupt request even if INT1 is configured as an output. The corresponding interrupt of External Interrupt Request 1 is executed from program memory address \$004. See also "External Interrupts".

• Bit 6 – INT0: External Interrupt Request 0 Enable

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is activated. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the MCU General Control Register (MCUCR) define whether the external interrupt is activated on rising or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from Program Memory address \$002. See also "External Interrupts."

• Bits 5 - Res: Reserved Bits

This bit is reserved in the ATmega163 and the read value is undefined.

• Bits 4..0 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and always read as zero.

The General Interrupt Flag Register – GIFR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------|-------|---|---|---|---|---|---|------|
| \$3A (\$5A) | INTF1 | INTF0 | - | - | - | - | - | - | GIFR |
| Read/Write | R/W | R/W | R | R | R | R | R | R | • |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – INTF1: External Interrupt Flag1

When an edge on the INT1 pin triggers an interrupt request, the corresponding Interrupt Flag, INTF1, becomes set (one). If the I-bit in SREG and the corresponding Interrupt Enable bit, INT1 in GIMSK are set (one), the MCU will jump to the Interrupt Vector. The Flag is cleared when the interrupt routine is executed. Alternatively, the Flag can be cleared by writing a logical one to it. This Flag is always cleared when INT1 is configured as a level interrupt.

• Bit 6 – INTF0: External Interrupt Flag0

When an event on the INTO pin triggers an interrupt request, the corresponding Interrupt Flag, INTFO becomes set (one). If the I-bit in SREG and the corresponding Interrupt Enable bit, INTO in GIMSK are set (one), the MCU will jump to the Interrupt Vector. The Flag is cleared when the interrupt routine is executed. Alternatively, the Flag can be cleared by writing a logical one to it. This Flag is always cleared when INTO is configured as a level interrupt.

• Bits 5..0 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and always read as zero.

The Timer/Counter Interrupt Mask Register – TIMSK

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|-------|-------|--------|--------|--------|-------|---|-------|-------|
| \$39 (\$59) | OCIE2 | TOIE2 | TICIE1 | OCIE1A | OCIE1B | TOIE1 | - | TOIE0 | TIMSK |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R | R/W | - |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – OCIE2: Timer/Counter2 Output Compare Match Interrupt Enable

When the OCIE2 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter2 Compare Match Interrupt is enabled. The corresponding interrupt (at vector \$006) is executed if a Compare Match in Timer/Counter2 occurs, i.e., when the OCF2 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

• Bit 6 – TOIE2: Timer/Counter2 Overflow Interrupt Enable

When the TOIE2 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter2 Overflow Interrupt is enabled. The corresponding interrupt (at vector \$008) is executed if an overflow in Timer/Counter2 occurs, i.e., when the TOV2 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

• Bit 5 – TICIE1: Timer/Counter1 Input Capture Interrupt Enable

When the TICIE1 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Input Capture Event Interrupt is enabled. The corresponding interrupt





(at vector \$00A) is executed if a capture triggering event occurs on PD6 (ICP), i.e., when the ICF1 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

• Bit 4 – OCIE1A: Timer/Counter1 Output CompareA Match Interrupt Enable

When the OCIE1A bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Compare A Match Interrupt is enabled. The corresponding interrupt (at vector \$00C) is executed if a Compare A Match in Timer/Counter1 occurs, i.e., when the OCF1A bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

• Bit 3 – OCIE1B: Timer/Counter1 Output CompareB Match Interrupt Enable

When the OCIE1B bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Compare B Match Interrupt is enabled. The corresponding interrupt (at vector \$00E) is executed if a Compare B Match in Timer/Counter1 occurs, i.e., when the OCF1B bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

• Bit 2 – TOIE1: Timer/Counter1 Overflow Interrupt Enable

When the TOIE1 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter1 Overflow Interrupt is enabled. The corresponding interrupt (at vector \$010) is executed if an overflow in Timer/Counter1 occurs, i.e., when the TOV1 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.


• Bit 1 – Res: Reserved Bit

This bit is a reserved bit in the ATmega163 and always reads as zero.

• Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter0 Overflow Interrupt is enabled. The corresponding interrupt (at vector \$012) is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

The Timer/Counter Interrupt Flag Register – TIFR



• Bit 7 – OCF2: Output Compare Flag2

The OCF2 bit is set (one) when a Compare Match occurs between the Timer/Counter2 and the data in OCR2 – Output Compare Register2. OCF2 is cleared by hardware when executing the corresponding Interrupt Handling Vector. Alternatively, OCF2 is cleared by writing a logic one to the flag. When the I-bit in SREG, and OCIE2 (Timer/Counter2 Compare Match Interrupt Enable), and the OCF2 are set (one), the Timer/Counter2 Compare Match Interrupt is executed.

• Bit 6 – TOV2: Timer/Counter2 Overflow Flag

The TOV2 bit is set (one) when an overflow occurs in Timer/Counter2. TOV2 is cleared by hardware when executing the corresponding inteRrupt Handling Vector. Alternatively, TOV2 is cleared by writing a logic one to the flag. When the SREG I-bit, and TOIE2 (Timer/Counter2 Overflow Interrupt Enable), and TOV2 are set (one), the

Timer/Counter2 Overflow Interrupt is executed. In up/down PWM mode, this bit is set when Timer/Counter2 changes counting direction at \$00.

• Bit 5 – ICF1: Input Capture Flag1

The ICF1 bit is set (one) to Flag an Input Capture Event, indicating that the Timer/Counter1 value has been transferred to the Input Capture Register – ICR1. ICF1 is cleared by hardware when executing the corresponding Interrupt Handling Vector. Alternatively, ICF1 is cleared by writing a logic one to the flag.

• Bit 4 – OCF1A: Output Compare Flag 1A

The OCF1A bit is set (one) when a Compare Match occurs between the Timer/Counter1 and the data in OCR1A – Output Compare Register 1A. OCF1A is cleared by hardware when executing the corresponding Interrupt Handling Vector. Alternatively, OCF1A is cleared by writing a logic one to the flag. When the I-bit in SREG, and OCIE1A (Timer/Counter1 Compare Match Interrupt A Enable), and the OCF1A are set (one), the Timer/Counter1A Compare Match Interrupt is executed.

• Bit 3 – OCF1B: Output Compare Flag 1B

The OCF1B bit is set (one) when a Compare Match occurs between the Timer/Counter1 and the data in OCR1B – Output Compare Register 1B. OCF1B is cleared by hardware when executing the corresponding Interrupt Handling Vector. Alternatively, OCF1B is cleared by writing a logic one to the flag. When the I-bit in SREG, and OCIE1B (Timer/Counter1 Compare Match Interrupt B Enable), and the OCF1B are set (one), the Timer/Counter1B Compare Match Interrupt is executed.

• Bit 2 – TOV1: Timer/Counter1 Overflow Flag

The TOV1 is set (one) when an overflow occurs in Timer/Counter1. TOV1 is cleared by hardware when executing the corresponding Interrupt Handling Vector. Alternatively, TOV1 is cleared by writing a logic one to the flag. When the I-bit in SREG, and TOIE1 (Timer/Counter1 Overflow Interrupt Enable), and TOV1 are set (one), the Timer/Counter1 Overflow Interrupt is executed. In up/down PWM mode, this bit is set when Timer/Counter1 changes counting direction at \$0000.

• Bit 1 - Res: Reserved Bit

This bit is a reserved bit in the ATmega163 and the read value is undefined.

• Bit 0 – TOV0: Timer/Counter0 Overflow Flag

The bit TOV0 is set (one) when an overflow occurs in Timer/Counter0. TOV0 is cleared by hardware when executing the corresponding Interrupt Handling Vector. Alternatively, TOV0 is cleared by writing a logic one to the flag. When the SREG I-bit, and TOIE0 (Timer/Counter0 Overflow Interrupt Enable), and TOV0 are set (one), the Timer/Counter0 Overflow interrupt is executed.

External Interrupts

The external interrupts are triggered by the INT0 and INT1 pins. Observe that, if enabled, the interrupts will trigger even if the INT0/INT1 pins are configured as outputs. This feature provides a way of generating a software interrupt. The external interrupts can be triggered by a falling or rising edge or a low level. This is set up as indicated in the specification for the MCU Control Register – MCUCR. When the external interrupt is enabled and is configured as level triggered, the interrupt will trigger as long as the pin is held low.





MCU Control Register – MCUCR

The MCU Control Register contains control bits for general MCU functions.

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|---|-----|-----|-----|-------|-------|-------|-------|-------|
| \$35 (\$55) | - | SE | SM1 | SM0 | ISC11 | ISC10 | ISC01 | ISC00 | MCUCR |
| Read/Write | R | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – Res: Reserved Bit

This bit is a reserved bit in the ATmega163 and always reads as zero.

• Bit 6 – SE: Sleep Enable

The SE bit must be set (one) to make the MCU enter the sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmers purpose, it is recommended to set the Sleep Enable SE bit just before the execution of the SLEEP instruction.

• Bits 5, 4 – SM1/SM0: Sleep Mode Select Bits 1 and 0

These bits select between the three available sleep modes as shown in Table 7.

| SM1 | SM0 | Sleep Mode |
|-----|-----|---------------------|
| 0 | 0 | Idle |
| 0 | 1 | ADC Noise Reduction |
| 1 | 0 | Power-down |
| 1 | 1 | Power-save |

 Table 7.
 Sleep Mode Select

• Bits 3, 2 – ISC11, ISC10: Interrupt Sense Control 1 Bit 1 and Bit 0

The External Interrupt 1 is activated by the external pin INT1 if the SREG I-Flag and the corresponding interrupt mask in the GIMSK are set. The level and edges on the external INT1 pin that activate the interrupt are defined in Table 8. The value on the INT1 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

 Table 8.
 Interrupt 1 Sense Control

| ISC11 | ISC10 | Description |
|-------|-------|--|
| 0 | 0 | The low level of INT1 generates an interrupt request. |
| 0 | 1 | Any logical change on INT1 generates an interrupt request. |
| 1 | 0 | The falling edge of INT1 generates an interrupt request. |
| 1 | 1 | The rising edge of INT1 generates an interrupt request. |

• Bit 1, 0 – ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-Flag and the corresponding interrupt mask are set. The level and edges on the external INT0 pin that activate the interrupt are defined in Table 9. The value on the INT0 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

| ISC01 | ISC00 | Description |
|-------|-------|--|
| 0 | 0 | The low level of INT0 generates an interrupt request. |
| 0 | 1 | Any logical change on INT0 generates an interrupt request. |
| 1 | 0 | The falling edge of INT0 generates an interrupt request. |
| 1 | 1 | The rising edge of INT0 generates an interrupt request. |

Table 9. Interrupt 0 Sense Control

Sleep Modes

To enter any of the four sleep modes, the SE bit in MCUCR must be set (one) and a SLEEP instruction must be executed. The SM1 and SM0 bits in the MCUCR Register select which sleep mode (Idle, ADC Noise Reduction, Power-down, or Power-save) will be activated by the SLEEP instruction. See Table 7 for a summary. If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU is then halted for four cycles, executes the interrupt routine, and resumes execution from the instruction following SLEEP. The contents of the Register File, SRAM, and I/O memory are unaltered when the device wakes up from sleep. If a Reset occurs during sleep mode, the MCU wakes up and executes from the Reset Vector.

Idle Mode When the SM1/SM0 bits are set to 00, the SLEEP instruction makes the MCU enter Idle mode, stopping the CPU but allowing SPI, UART, Analog Comparator, ADC, Two-wire Serial Interface, Timer/Counters, Watchdog, and the interrupt system to continue operating (if enabled). This enables the MCU to wake up from external triggered interrupts as well as internal ones like the Timer Overflow and UART Receive Complete interrupts. If wake-up from the Analog Comparator interrupt is not required, the Analog Comparator can be powered down by setting the ACD bit in the Analog Comparator Control and Status Register – ACSR. This will reduce power consumption in Idle Mode. If the ADC is enabled, a conversion starts automatically when this mode is entered.

ADC Noise Reduction Mode When the SM1/SM0 bits are set to 01, the SLEEP instruction makes the MCU enter ADC Noise Reduction mode, stopping the CPU but allowing the ADC, the external interrupts, the Two-wire Serial Interface address watch, Timer/Counter2 and the Watchdog to continue operating (if enabled). This improves the noise environment for the ADC, enabling higher resolution measurements. If the ADC is enabled, a conversion starts automatically when this mode is entered. Apart from the ADC Conversion Complete interrupt, only an External Reset, a Watchdog Reset (if enabled), a Brown-out Reset, a Two-wire Serial Interface address match interrupt, or an external level interrupt can wake up the MCU from ADC Noise Reduction Mode. A Timer/Counter2 Output Compare or overflow event will wake up the MCU, but will not generate an interrupt unless Timer/Counter2 is clocked asynchronously.

In future devices this is subject to change. It is recommended for future code compatibility to disable Timer/Counter2 interrupts during ADC Noise Reduction mode if the Timer/Counter2 is clocked synchronously.



| Power-down Mode | When the SM1/SM0 bits are 10, the SLEEP instruction makes the MCU enter Power- down mode. In this mode, the external Oscillator is stopped, while the external inter- rupts, the Two-wire Serial Interface address match, and the Watchdog continue operating (if enabled). Only an External Reset, a Watchdog Reset, a Brown-out Reset, a Two-wire Serial Interface address match interrupt, or an external level interrupt can wake up the MCU. |
|-----------------|---|
| | Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. This makes the MCU less sensitive to noise. The changed level is sampled twice by the Watchdog Oscillator clock, and if the input has the required level during this time, the MCU will wake up. The period of the Watchdog Oscillator is 1 μ s (nominal) at 5.0V and 25°C. The frequency of the Watchdog Oscillator is voltage dependent as shown in the Electrical Characteristics section. |
| | When waking up from Power-down mode, there is a delay from the wake-up condition occurs until the wake-up becomes effective. This allows the clock to restart and become stable after having been stopped. The wake-up period is defined by the same CKSEL Fuses that define the Reset Time-out period, as seen in Table 5 on page 25. |
| Power-save Mode | When the SM1/SM0 bits are 11, the SLEEP instruction forces the MCU into the Power- save mode. This mode is identical to Power-down, with one exception: |
| | If Timer/Counter2 is clocked asynchronously, i.e., the AS2 bit in ASSR is set, Timer/Counter2 will run during sleep. The device can wake up from either Timer Over- flow or Output Compare event from Timer/Counter2 if the corresponding Timer/Counter2 interrupt enable bits are set in TIMSK, and the global interrupt enable bit in SREG is set. |
| | If the asynchronous timer is NOT clocked asynchronously, Power-down mode is recom- mended instead of Power-save mode because the contents of the registers in the asynchronous timer should be considered undefined after wake-up in Power-save mode if AS2 is 0. |

Calibrated Internal RC Oscillator

The calibrated internal Oscillator provides a fixed 1 MHz (nominal) clock at 5V and 25° C. This clock may be used as the system clock. See the section "Clock Options" on page 5 for information on how to select this clock as the system clock. This Oscillator can be calibrated by writing the calibration byte to the OSCCAL Register. When this Oscillator is used as the chip clock, the Watchdog Oscillator will still be used for the Watchdog Timer and for the Reset Time-out. At 5V and 25°C, the pre-programmed calibration byte gives a frequency within $\pm 1\%$ of the nominal frequency. For details on how to use the pre-programmed calibration value, see "Calibration Byte" on page 144.

Oscillator Calibration Register – OSCCAL

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|------|------|------|------|------|------|------|------|
| \$31 (\$51) | CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 |
| Read/Write | R/W |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

• Bits 7..0 – CAL7..0: Oscillator Calibration Value

Writing the calibration byte to this address will trim the internal Oscillator to remove process variations from the Oscillator frequency. When OSCCAL is zero, the lowest available frequency is chosen. Writing non-zero values to this register will increase the frequency of the internal Oscillator. Writing \$FF to the register gives the highest available frequency.

The calibrated Oscillator is used to time EEPROM and Flash access. If EEPROM or Flash is written, do not calibrate to more than 10% above the nominal frequency. Otherwise, the EEPROM or Flash write operation may fail. Note that the Oscillator is intended for calibration to 1.0MHz, thus tuning to other values is not guaranteed.

Table 10. Internal RC Oscillator Frequency Range.

| OSCCAL Value | Min Frequency (MHz) | Max Frequency (MHz) | | | | | | | | |
|--------------|---------------------|---------------------|--|--|--|--|--|--|--|--|
| \$00 | 0.5 | 1.0 | | | | | | | | |
| \$7F | 0.7 | 1.5 | | | | | | | | |
| \$FF | 1.0 | 2.0 | | | | | | | | |

Special Function I/O Register – SFIOR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|---|---|---|---|------|-----|------|-------|-------|
| \$30 (\$50) | - | - | - | - | ACME | PUD | PSR2 | PSR10 | SFIOR |
| Read/Write | R | R | R | R | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7..4 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and always read as zero.

• Bit 3 – ACME: Analog Comparator Multiplexer Enable

When this bit is set (one) and the ADC is switched off (ADEN in ADCSR is zero), the ADC multiplexer selects the negative input to the Analog Comparator. When this bit is cleared (zero), AIN1 is applied to the negative input of the Analog Comparator. For a detailed description of this bit, see "Analog Comparator Multiplexed Input" on page 104.





• Bit 2 – PUD: Pull-up Disable

When this bit is set (one), all pull-ups on all ports are disabled. If the bit is cleared (zero), the pull-ups can be individually enabled as described in the chapter "I/O Ports" on page 115.

• Bit 1 – PSR2: Prescaler Reset Timer/Counter2

When this bit is set (one) the Timer/Counter2 Prescaler will be reset. The bit will be cleared by hardware after the operation is performed. Writing a zero to this bit will have no effect. This bit will always be read as zero if Timer/Counter2 is clocked by the internal CPU clock. If this bit is written when Timer/Counter2 is operating in asynchronous mode. The bit will remain one until the prescaler has been reset. See "Asynchronous Operation of Timer/Counter2" on page 58 for a detailed description of asynchronous operation.

• Bit 0 – PSR10: Prescaler Reset Timer/Counter1 and Timer/Counter0


When this bit is set (one) the Timer/Counter1 and Timer/Counter0 Prescaler will be reset. The bit will be cleared by hardware after the operation is performed. Writing a zero to this bit will have no effect. Note that Timer/Counter1 and Timer/Counter0 share the same prescaler and a reset of this prescaler will affect both timers. This bit will always be read as zero.

Timer/Counters

The ATmega163 provides three general purpose Timer/Counters – two 8-bit T/Cs and one 16-bit T/C. Timer/Counter2 can optionally be asynchronously clocked from an external Oscillator. This Oscillator is optimized for use with a 32.768 kHz watch crystal, enabling use of Timer/Counter2 as a Real Time Clock (RTC). Timer/Counter0 and Timer/Counter1 have individual prescaling selection from the same 10-bit prescaler. Timer/Counter2 has its own prescaler. Both these prescalers can be reset by setting the corresponding control bits in the Special Functions I/O Register (SFIOR). These Timer/Counters can either be used as a timer with an internal clock time-base or as a counter with an external pin connection which triggers the counting.

Timer/Counter Prescalers


Figure 30. Prescaler for Timer/Counter0 and Timer/Counter1




For Timer/Counter0 and Timer/Counter1, the four different prescaled selections are: CK/8, CK/64, CK/256, and CK/1024, where CK is the Oscillator clock. For the two Timer/Counter0 and Timer/Counter1, CK, external source, and stop can also be selected as clock sources. Setting the PSR10 bit in SFIOR resets the prescaler. This allows the user to operate with a predictable prescaler. Note that Timer/Counter1 and Timer/Counter0 share the same prescaler and a Prescaler Reset will affect both Timer/Counters.









The clock source for Timer/Counter2 is named PCK2. PCK2 is by default connected to the main system clock CK. By setting the AS2 bit in ASSR, Timer/Counter2 is asynchronously clocked from the PC6(TOSC1) pin. This enables use of Timer/Counter2 as a Real Time Clock (RTC). When AS2 is set, pins PC6(TOSC1) and PC7(TOSC2) are disconnected from Port C. A crystal can then be connected between the PC6(TOSC1) and PC7(TOSC2) pins to serve as an independent clock source for Timer/Counter2. The Oscillator is optimized for use with a 32.768 kHz crystal. Applying an external clock source to TOSC1 is not recommended. Setting the PSR2 bit in SFIOR resets the prescaler. This allows the user to operate with a predictable prescaler.


8-bit Timer/Counter0 Figure 32 shows the block diagram for Timer/Counter0.


The 8-bit Timer/Counter0 can select clock source from CK, prescaled CK, or an external pin. In addition it can be stopped as described in "Timer/Counter0 Control Register – TCCR0" on page 41. The overflow Status Flag is found in "The Timer/Counter Interrupt Flag Register – TIFR" on page 32. Control signals are found in the Timer/Counter0 Control Register – TCCR0. The interrupt enable/disable settings for Timer/Counter0 are found in "The Timer/Counter Interrupt Mask Register – TIMSK" on page 31.

When Timer/Counter0 is externally clocked, the external signal is synchronized with the Oscillator frequency of the CPU. To assure proper sampling of the external clock, the minimum time between two external clock transitions must be at least one internal CPU clock period. The external clock signal is sampled on the rising edge of the internal CPU clock.


The 8-bit Timer/Counter0 features both a high resolution and a high accuracy usage with the lower prescaling opportunities. Similarly, the high prescaling opportunities make the Timer/Counter0 useful for lower speed functions or exact timing functions with infrequent actions.

ATmega163(L)





Timer/Counter0 Control Register – TCCR0



• Bits 7..3 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and always read as zero.

Bits 2..0 – CS02, CS01, CS00: Clock Select0, Bit 2, 1, and 0

The Clock Select0 bits 2,1, and 0 define the prescaling source of Timer0.

| CS02 | CS01 | CS00 | Description |
|------|------|------|----------------------------------|
| 0 | 0 | 0 | Stop, Timer/Counter0 is stopped. |
| 0 | 0 | 1 | СК |
| 0 | 1 | 0 | СК/8 |
| 0 | 1 | 1 | СК/64 |
| 1 | 0 | 0 | CK/256 |
| 1 | 0 | 1 | CK/1024 |
| 1 | 1 | 0 | External Pin T0, falling edge |
| 1 | 1 | 1 | External Pin T0, rising edge |


Table 11. Clock0 Prescale Select

The Stop condition provides a Timer Enable/Disable function. The prescaled CK modes are scaled directly from the CK Oscillator clock. If the external pin modes are used for Timer/Counter0, transitions on PB0/(T0) will clock the counter even if the pin is configured as an output. This feature can give the user SW control of the counting.





Timer/Counter 0 – TCNT0




The Timer/Counter0 is implemented as an up-counter with read and write access. If the Timer/Counter0 is written and a clock source is present, the Timer/Counter0 continues counting in the clock cycle following the write operation.

16-bit Timer/Counter1



Figure 33 shows the block diagram for Timer/Counter1.



The 16-bit Timer/Counter1 can select clock source from CK, prescaled CK, or an external pin. In addition it can be stopped as described in section "Timer/Counter1 Control Register B – TCCR1B" on page 45. The different Status Flags (Overflow, Compare Match, and Capture Event) are found in the Timer/Counter Interrupt Flag Register – TIFR. Control signals are found in the Timer/Counter1 Control Registers – TCCR1A and TCCR1B. The interrupt enable/disable settings for Timer/Counter1 are found in the Timer/Counter Interrupt Mask Register – TIMSK.

When Timer/Counter1 is externally clocked, the external signal is synchronized with the Oscillator frequency of the CPU. To assure proper sampling of the external clock, the minimum time between two external clock transitions must be at least one internal CPU


clock period. The external clock signal is sampled on the rising edge of the internal CPU clock.


The 16-bit Timer/Counter1 features both a high resolution and a high accuracy usage with the lower prescaling opportunities. Similarly, the high prescaling opportunities makes the Timer/Counter1 useful for lower speed functions or exact timing functions with infrequent actions.

The Timer/Counter1 supports two Output Compare functions using the Output Compare Register 1 A and B (OCR1A and OCR1B) as the data sources to be compared to the Timer/Counter1 contents. The Output Compare functions includes optional clearing of the counter on Compare A Match, and actions on the Output Compare pins on both compare matches.

Timer/Counter1 can also be used as an 8-, 9-, or 10-bit Pulse Width Modulator (PWM). In this mode the counter and the OCR1A/OCR1B Registers serve as a dual glitch-free stand-alone PWM with centered pulses. Alternatively, the Timer/Counter1 can be configured to operate at twice the speed in PWM mode, but without centered pulses. Refer to page 48 for a detailed description of this function.

The Input Capture function of Timer/Counter1 provides a capture of the Timer/Counter1 contents to the Input Capture Register – ICR1, triggered by an external event on the Input Capture Pin – ICP. The actual capture event settings are defined by the Timer/Counter1 Control Register – TCCR1B. In addition, the Analog Comparator can be set to trigger the Input Capture. Refer to the section, "The Analog Comparator" on page 102, for details on this. The ICP pin logic is shown in Figure 34.





ACIC: COMPARATOR IC ENABLE ACO: COMPARATOR OUTPUT

If the noise canceler function is enabled, the actual trigger condition for the capture event is monitored over four samples, and all four must be equal to activate the Capture Flag.





Timer/Counter1 Control Register A – TCCR1A

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|--------|--------|--------|--------|-------|-------|-------|-------|--------|
| \$2F (\$4F) | COM1A1 | COM1A0 | COM1B1 | COM1B0 | FOC1A | FOC1B | PWM11 | PWM10 | TCCR1A |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | I |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bits 7, 6 - COM1A1, COM1A0: Compare Output Mode1A, Bits 1, and 0

The COM1A1 and COM1A0 control bits determine any output pin action following a Compare Match in Timer/Counter1. Any output pin actions affect pin OC1A – Output Compare A. This is an alternative function to an I/O Port, and the corresponding direction control bit must be set (one) to control an output pin. The control configuration is shown in Table 10.

• Bits 5, 4 – COM1B1, COM1B0: Compare Output Mode1B, Bits 1, and 0

The COM1B1 and COM1B0 control bits determine any output pin action following a Compare Match in Timer/Counter1. Any output pin actions affect pin OC1B – Output Compare B. This is an alternative function to an I/O port, and the corresponding direction control bit must be set (one) to control an output pin. The control configuration is shown in Table 10.

| COM1X1 | COM1X0 | Description |
|--------|--------|--|
| 0 | 0 | Timer/Counter1 disconnected from output pin OC1X |
| 0 | 1 | Toggle the OC1X output line. |
| 1 | 0 | Clear the OC1X output line (to zero). |
| 1 | 1 | Set the OC1X output line (to one). |

Table 12. Compare 1 Mode Select⁽¹⁾

Note: 1. X = A or B.

In PWM mode, these bits have a different function. Refer to Table 14 for a detailed description.

• Bit 3 – FOC1A: Force Output Compare1A

Writing a logical one to this bit, forces a change in the Compare Match Output pin PD5 according to the values already set in COM1A1 and COM1A0. If the COM1A1 and COM1A0 bits are written in the same cycle as FOC1A, the new settings will not take effect until next Compare Match or Forced Compare Match occurs. The Force Output Compare bit can be used to change the output pin without waiting for a Compare Match in the Timer. The automatic action programmed in COM1A1 and COM1A0 happens as if a Compare Match had occurred, but no interrupt is generated and it will not clear the timer even if CTC1 in TCCR1B is set. The corresponding I/O pin must be set as an output pin for the FOC1A bit to have effect on the pin. The FOC1A bit will always be read as zero. The setting of the FOC1A bit has no effect in PWM mode.

• Bit 2 – FOC1B: Force Output Compare1B

Writing a logical one to this bit, forces a change in the Compare Match Output pin PD4 according to the values already set in COM1B1 and COM1B0. If the COM1B1 and COM1B0 bits are written in the same cycle as FOC1B, the new settings will not take effect until next Compare Match or Forced Compare Match occurs. The Force Output Compare bit can be used to change the output pin without waiting for a Compare Match

ATmega163(L)

in the Timer. The automatic action programmed in COM1B1 and COM1B0 happens as if a Compare Match had occurred, but no interrupt is generated. The corresponding I/O pin must be set as an output pin for the FOC1B bit to have effect on the pin. The FOC1B bit will always be read as zero. The setting of the FOC1B bit has no effect in PWM mode.

• Bits 1..0 – PWM11, PWM10: Pulse Width Modulator Select Bits

These bits select PWM operation of Timer/Counter1 as specified in Table 11. This mode is described on page 48.

| PWM11 | PWM10 | Description |
|-------|-------|---|
| 0 | 0 | PWM operation of Timer/Counter1 is disabled |
| 0 | 1 | Timer/Counter1 is an 8-bit PWM |
| 1 | 0 | Timer/Counter1 is a 9-bit PWM |
| 1 | 1 | Timer/Counter1 is a 10-bit PWM |

| Table 13. P | WM Mode | Select |
|-------------|---------|--------|
|-------------|---------|--------|

Timer/Counter1 Control Register B – TCCR1B

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|-------|-------|---|---|------|------|------|------|--------|
| \$2E (\$4E) | ICNC1 | ICES1 | - | - | CTC1 | CS12 | CS11 | CS10 | TCCR1B |
| Read/Write | R/W | R/W | R | R | R/W | R/W | R/W | R/W | • |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – ICNC1: Input Capture1 Noise Canceler (4 CKs)

When the ICNC1 bit is cleared (zero), the Input Capture trigger noise canceler function is disabled. The Input Capture is triggered at the first rising/falling edge sampled on the ICP – Input Capture Pin – as specified. When the ICNC1 bit is set (one), four successive samples are measures on the ICP – Input Capture Pin, and all samples must be high/low according to the Input Capture trigger specification in the ICES1 bit. The actual sampling frequency is XTAL clock frequency.

• Bit 6 – ICES1: Input Capture1 Edge Select

While the ICES1 bit is cleared (zero), the Timer/Counter1 contents are transferred to the Input Capture Register – ICR1 – on the falling edge of the Input Capture Pin – ICP. While the ICES1 bit is set (one), the Timer/Counter1 contents are transferred to the Input Capture Register – ICR1 – on the rising edge of the Input Capture Pin – ICP.

• Bits 5, 4 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and always read as zero.

• Bit 3 – CTC1: Clear Timer/Counter1 on Compare Match

When the CTC1 control bit is set (one), the Timer/Counter1 is Reset to \$0000 in the clock cycle after a Compare A Match. If the CTC1 control bit is cleared, Timer/Counter1 continues counting and is unaffected by a Compare Match. When a prescaling of 1 is used, and the Compare A Register is set to C, the timer will count as follows if CTC1 is set:

... | C-1 | C | 0 | 1 |...





When the prescaler is set to divide by eight, the Timer will count like this:

... | C-1, C-1, C-1, C-1, C-1, C-1, C-1, C-1 | C, C, C, C, C, C, C, C | 0, 0, 0, 0, 0, 0, 0, 0 | 1,1,1,1,1,1,1,1,1.

In PWM mode, this bit has a different function. If the CTC1 bit is cleared in PWM mode, the Timer/Counter1 acts as an up/down counter. If the CTC1 bit is set (one), the Timer/Counter wraps when it reaches the TOP value. Refer to page 48 for a detailed description.


• Bits 2..0 - CS12, CS11, CS10: Clock Select1, Bit 2, 1, and 0


The Clock Select1 bits 2, 1, and 0 define the prescaling source of Timer/Counter1.

| CS12 | CS11 | CS10 | Description | | | | | | |
|------|------|------|--------------------------------------|--|--|--|--|--|--|
| 0 | 0 | 0 | Stop, the Timer/Counter1 is stopped. | | | | | | |
| 0 | 0 | 1 | СК | | | | | | |
| 0 | 1 | 0 | CK/8 | | | | | | |
| 0 | 1 | 1 | CK/64 | | | | | | |
| 1 | 0 | 0 | CK/256 | | | | | | |
| 1 | 0 | 1 | CK/1024 | | | | | | |
| 1 | 1 | 0 | External Pin T1, falling edge | | | | | | |
| 1 | 1 | 1 | External Pin T1, rising edge | | | | | | |

Table 14. Clock 1 Prescale Select

The Stop condition provides a Timer Enable/Disable function. The prescaled modes are scaled directly from the CK Oscillator clock. If the external pin modes are used for Timer/Counter1, transitions on PB1/(T1) will clock the counter even if the pin is configured as an output. This feature can give the user SW control of the counting.





This 16-bit register contains the prescaled value of the 16-bit Timer/Counter1. To ensure that both the high and low bytes are read and written simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary register (TEMP). This temporary register is also used when accessing OCR1A, OCR1B, and ICR1. If the main program and also interrupt routines perform access to registers using TEMP, interrupts must be disabled during access from the main program and interrupt routines.

TCNT1 Timer/Counter1 Write When the CPU writes to the high byte TCNT1H, the written data is placed in the TEMP Register. Next, when the CPU writes the low byte TCNT1L, this byte of data is combined with the byte data in the TEMP Register, and all 16 bits are written to the TCNT1 Timer/Counter1 Register simultaneously. Consequently, the high byte TCNT1H must be accessed first for a full 16-bit register write operation.

TCNT1 Timer/Counter1 Read When the CPU reads the low byte TCNT1L, the data of the Low Byte TCNT1L is sent to the CPU and the data of the High Byte TCNT1H is placed in the TEMP Register. When the CPU reads the data in the High Byte TCNT1H, the CPU receives the data in the TEMP Register. Consequently, the Low Byte TCNT1L must be accessed first for a full 16-bit register read operation.

The Timer/Counter1 is realized as an up or up/down (in PWM mode) counter with read and write access. If Timer/Counter1 is written to and a clock source is selected, the Timer/Counter1 continues counting in the timer clock cycle after it is preset with the written value.

| Compare Register – OCR1AH | Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|---------------------------|---------------|-----|-----|-----|-----|-----|-----|-----|-----|--------|
| and OCR1AL | \$2B (\$4B) | MSB | | | | | | | | OCR1AH |
| | \$2A (\$4A) | | | | | | | | LSB | OCR1AL |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | Read/Write | R/W | |
| | | R/W | |
| | Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Timer/Counter1 Output | | | | | | | | | | |
| Compare Register – OCR1BH | Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | - |
| and OCR1BL | \$29 (\$49) | MSB | | | | | | | | OCR1BH |
| | \$28 (\$48) | | | | | | | | LSB | OCR1BL |
| | | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
| | Read/Write | R/W | |
| | | R/W | |
| | Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | | - | | | | | _ | | | |

The Output Compare Registers are 16-bit read/write registers.

The Timer/Counter1 Output Compare Registers contain the data to be continuously compared with Timer/Counter1. Actions on compare matches are specified in the Timer/Counter1 Control and Status Register. A software write to the Timer/Counter Register blocks compare matches in the next Timer/Counter clock cycle. This prevents immediate interrupts when initializing the Timer/Counter.

A Compare Match will set the compare interrupt flag in the CPU clock cycle following the compare event.

Since the Output Compare Registers – OCR1A and OCR1B – are 16-bit registers, a temporary register TEMP is used when OCR1A/B are written to ensure that both bytes are updated simultaneously. When the CPU writes the high byte, OCR1AH or OCR1BH, the data is temporarily stored in the TEMP Register. When the CPU writes the Low Byte, OCR1AL or OCR1BL, the TEMP Register is simultaneously written to OCR1AH or OCR1AH or OCR1BH. Consequently, the high byte OCR1AH or OCR1BH must be written first for a full 16-bit register write operation.



Timer/Counter1 Output



The TEMP Register is also used when accessing TCNT1 and ICR1. If the main program and also interrupt routines perform access to registers using TEMP, interrupts must be disabled during access from the main program and interrupt routines.

Timer/Counter1 Input Capture Register – ICR1H and ICR1L

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|---------------|-----|----|----|----|----|----|---|-----|-------|
| \$27 (\$47) | MSB | | | | | | | | ICR1H |
| \$26 (\$46) | | | | | | | | LSB | ICR1L |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | • |
| Read/Write | R | R | R | R | R | R | R | R | |
| | R | R | R | R | R | R | R | R | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

The Input Capture Register is a 16-bit read-only register.

When the rising or falling edge (according to the input capture edge setting – ICES1) of the signal at the Input Capture Pin – ICP – is detected, the current value of the Timer/Counter1 Register – TCNT1 – is transferred to the Input Capture Register – ICR1. At the same time, the Input Capture Flag – ICF1 – is set (one).

Since the Input Capture Register – ICR1 – is a 16-bit register, a temporary register TEMP is used when ICR1 is read to ensure that both bytes are read simultaneously. When the CPU reads the Low Byte ICR1L, the data is sent to the CPU and the data of the High Byte ICR1H is placed in the TEMP Register. When the CPU reads the data in the High Byte ICR1H, the CPU receives the data in the TEMP Register. Consequently, the Low Byte ICR1L must be accessed first for a full 16-bit register read operation.

The TEMP Register is also used when accessing TCNT1, OCR1A, and OCR1B. If the main program and also interrupt routines accesses registers using TEMP, interrupts must be disabled during access from the main program and interrupt routines.

Timer/Counter1 in PWM Mode When the PWM mode is selected, Timer/Counter1 and the Output Compare Register1A – OCR1A and the Output Compare Register1B – OCR1B, form a dual 8,- 9-, or 10-bit, free-running, glitch-free, and phase correct PWM with outputs on the PD5 (OC1A) and PD4(OC1B) pins. In this mode, the Timer/Counter1 acts as an up/down counter, counting up from \$0000 to TOP (see Table 16), where it turns and counts down again to zero before the cycle is repeated. When the counter value matches the contents of the 8, 9, or 10 least significant bits (depending on resolution) of OCR1A or OCR1B, the PD5(OC1A)/PD4(OC1B) pins are set or cleared according to the settings of the COM1A1/COM1A0 or COM1B1/COM1B0 bits in the Timer/Counter1 Control Register TCCR1A. Refer to Table 12 on page 44 for details.

Alternatively, the Timer/Counter1 can be configured to a PWM that operates at twice the speed as in the mode described above. Then the Timer/Counter1 and the Output Compare Register1A – OCR1A and the Output Compare Register1B – OCR1B, form a dual 8-, 9-, or 10-bit, free-running and glitch-free PWM with outputs on the PD5(OC1A) and PD4(OC1B) pins.

| CTC1 | PWM11 | PWM10 | PWM Resolution | Timer TOP Value | Frequency |
|------|-------|-------|-----------------------|-----------------|-------------------------|
| 0 | 0 | 1 | 8-bit | \$00FF (255) | f _{TCK1} /510 |
| 0 | 1 | 0 | 9-bit | \$01FF (511) | f _{TCK1} /1022 |
| 0 | 1 | 1 | 10-bit | \$03FF(1023) | f _{TCK1} /2046 |
| 1 | 0 | 1 | 8-bit | \$00FF (255) | f _{TCK1} /256 |
| 1 | 1 | 0 | 9-bit | \$01FF (511) | f _{TCK1} /512 |
| 1 | 1 | 1 | 10-bit | \$03FF(1023) | f _{TCK1} /1024 |

| Table 15. | Timer TOP | Values and | PWM Frequency |
|-----------|-----------|------------|---------------|
|-----------|-----------|------------|---------------|

As shown in Table 15, the PWM operates at either 8, 9, or 10 bits resolution. Note the unused bits in OCR1A, OCR1B, and TCNT1 will automatically be written to zero by hardware. For example, bit 9 to 15 will be set to zero in OCR1A, OCR1B, and TCNT1 if the 9-bit PWM resolution is selected. This makes it possible for the user to perform read-modify-write operations in any of the three resolution modes and the unused bits will be treated as don't care.

Table 16. Timer TOP Values and PWM Frequency

| PWM Resolution | Timer TOP Value | Frequency |
|----------------|-----------------|------------------------|
| 8-bit | \$00FF (255) | f _{TC1} /510 |
| 9-bit | \$01FF (511) | f _{TC1} /1022 |
| 10-bit | \$03FF(1023) | f _{TC1} /2046 |

| CTC1 | COM1X 1 | COM1X 0 | Effect on OCX1 |
|------|---------|---------|--|
| 0 | 0 | 0 | Not connected |
| 0 | 0 | 1 | Not connected |
| 0 | 1 | 0 | Cleared on Compare Match, up-counting. Set on Compare Match, down-counting (non-inverted PWM). |
| 0 | 1 | 1 | Cleared on Compare Match, down-counting. Set on Compare Match, up-counting (inverted PWM). |
| 1 | 0 | 0 | Not connected |
| 1 | 0 | 1 | Not connected |
| 1 | 1 | 0 | Cleared on Compare Match, set on overflow. |
| 1 | 1 | 1 | Set on Compare Match, cleared on overflow. |


 Table 17. Compare1 Mode Select in PWM Mode⁽¹⁾


Note: 1. X = A or B

Note that in the PWM mode, the 8, 9, or 10 least significant OCR1A/OCR1B bits (depending on resolution), when written, are transferred to a temporary location. They are latched when Timer/Counter1 reaches the value TOP. This prevents the occurrence of odd-length PWM pulses (glitches) in the event of an unsynchronized OCR1A/OCR1B write. See Figure 35 and Figure 36 for an example in each mode.











Note: x = A or B





Note: X = A or B

During the time between the write and the latch operation, a read from OCR1A or OCR1B will read the contents of the temporary location. This means that the most recently written value always will read out of OCR1A/B.

When the OCR1X contains \$0000 or TOP, and the up/down PWM mode is selected, the output OC1A/OC1B is updated to low or high on the next Compare Match according to the settings of COM1A1/COM1A0 or COM1B1/COM1B0. This is shown in Table 18. In overflow PWM mode, the output OC1A/OC1B is held low or high only when the Output Compare Register contains TOP.

Table 18. PWM Outputs OCR1X = $0000 \text{ or } \text{TOP}^{(1)}$

| COM1X1 | COM1X0 | OCR1X | Output OC1X |
|--------|--------|--------|-------------|
| 1 | 0 | \$0000 | L |
| 1 | 0 | TOP | н |
| 1 | 1 | \$0000 | н |
| 1 | 1 | TOP | L |


Note: 1. X = A or B


50 ATmega163(L)

In overflow PWM mode, the table above is only valid for OCR1X = TOP.

In PWM mode, the Timer Overflow Flag1, TOV1, is set when the counter advances from \$0000. In overflow PWM mode, the Timer Overflow Flag is set as in Normal Timer/Counter mode. Timer Overflow Interrupt1 operates exactly as in Normal Timer/Counter mode, i.e., it is executed when TOV1 is set provided that Timer Overflow Interrupt1 and global interrupts are enabled. This also applies to the Timer Output Compare1 Flags and interrupts.

8-bit Timer/Counter 2 Figure 37 shows the block diagram for Timer/Counter2.





The 8-bit Timer/Counter2 can select clock source from CK, prescaled CK, or external crystal input TOSC1. It can also be stopped as described in the section "Timer/Counter2 Control Register – TCCR2" on page 52.

The Status Flags (Overflow and Compare Match) are found in the Timer/Counter Interrupt Flag Register – TIFR. Control signals are found in the Timer/Counter Control Register TCCR2. The interrupt enable/disable settings are found in "The Timer/Counter Interrupt Mask Register – TIMSK" on page 31.

When Timer/Counter2 is externally clocked, the external signal is synchronized with the Oscillator frequency of the CPU. To assure proper sampling of the external clock, the minimum time between two external clock transitions must be at least one internal CPU





clock period. The external clock signal is sampled on the rising edge of the internal CPU clock.

This module features a high resolution and a high accuracy usage with the lower prescaling opportunities. Similarly, the high prescaling opportunities make this unit useful for lower speed functions or exact timing functions with infrequent actions.

Timer/Counter2 can also be used as an 8-bit Pulse Width Modulator. In this mode, Timer/Counter2 and the Output Compare Register serve as a glitch-free, stand-alone PWM with centered pulses. Refer to page 57 for a detailed description on this function.

Timer/Counter2 Control Register – TCCR2

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|------|------|-------|-------|------|------|------|------|-------|
| \$25 (\$45) | FOC2 | PWM2 | COM21 | COM20 | CTC2 | CS22 | CS21 | CS20 | TCCR2 |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | - |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – FOC2: Force Output Compare

Writing a logical one to this bit, forces a change in the Compare Match output pin PD7 (OC2) according to the values already set in COM21 and COM20. If the COM21 and COM20 bits are written in the same cycle as FOC2, the new settings will not take effect until next compare match or Forced Output Compare Match occurs. The Force Output Compare bit can be used to change the output pin without waiting for a Compare Match in the Timer. The automatic action programmed in COM21 and COM20 happens as if a Compare Match had occurred, but no interrupt is generated, and the Timer/Counter will not be cleared even if CTC2 is set. The corresponding I/O pin must be set as an output pin for the FOC2 bit to have effect on the pin. The FOC2 bit will always be read as zero. Setting the FOC2 bit has no effect in PWM mode.

• Bit 6 – PWM2: Pulse Width Modulator Enable

When set (one) this bit enables PWM mode for Timer/Counter2. This mode is described on page 43.

• Bits 5, 4 – COM21, COM20: Compare Output Mode, Bits 1 and 0

The COM21 and COM20 control bits determine any output pin action following a Compare Match in Timer/Counter2. Output pin actions affect pin PD7(OC2). This is an alternative function to an I/O port, and the corresponding direction control bit must be set (one) to control an output pin. The control configuration is shown in Table 19.

| COM21 | COM20 | Description | | | |
|-------|-------|--|--|--|--|
| 0 | 0 | Timer/Counter disconnected from output pin OC2 | | | |
| 0 | 1 | Toggle the OC2 output line. | | | |
| 1 | 0 | Clear the OC2 output line (to zero). | | | |
| 1 | 1 | Set the OC2 output line (to one). | | | |

Table 19. Compare Mode Select⁽¹⁾

Note: 1. In PWM mode, these bits have a different function. Refer to Table 21 on page 55 for a detailed description.

• Bit 3 – CTC2: Clear Timer/Counter on Compare Match

When the CTC2 control bit is set (one), Timer/Counter2 is Reset to \$00 in the CPU clock cycle following a Compare Match. If the control bit is cleared, the Timer/Counter2 continues counting and is unaffected by a Compare Match. When a prescaling of 1 is used, and the Compare Register is set to C, the Timer will count as follows if CTC2 is set:

... | C-1 | C | 0 | 1 |...

When the prescaler is set to divide by eight, the Timer will count like this:

... | C-1, C-1, C-1, C-1, C-1, C-1, C-1, C-1 | C, C, C, C, C, C, C, C, C | 0, 0, 0, 0, 0, 0, 0, 0 | 1, 1, 1, ...

In PWM mode, this bit has a different function. If the CTC2 bit is cleared in PWM mode, the Timer/Counter acts as an up/down counter. If the CTC2 bit is set (one), the Timer/Counter wraps when it reaches \$FF. Refer to page 54 for a detailed description.

• Bits 2, 1, 0 – CS22, CS21, CS20: Clock Select Bits 2, 1, and 0


The Clock Select bits 2, 1, and 0 define the prescaling source of Timer/Counter2.

| CS22 | CS21 | CS20 | Description | | |
|------|------|------|----------------------------|--|--|
| 0 | 0 | 0 | Timer/Counter2 is stopped. | | |
| 0 | 0 | 1 | PCK2 | | |
| 0 | 1 | 0 | PCK2/8 | | |
| 0 | 1 | 1 | PCK2/32 | | |
| 1 | 0 | 0 | PCK2/64 | | |
| 1 | 0 | 1 | PCK2/128 | | |
| 1 | 1 | 0 | PCK2/256 | | |
| 1 | 1 | 1 | PCK2/1024 | | |

Table 20. Timer/Counter2 Prescale Select

The Stop condition provides a Timer Enable/Disable function. The prescaled modes are scaled directly from the PCK2 clock.

Timer/Counter2 – TCNT2



This 8-bit register contains the value of Timer/Counter2.

Timer/Counters2 is implemented as an up or up/down (in PWM mode) counter with read and write access. If the Timer/Counter2 is written to and a clock source is selected, it continues counting in the timer clock cycle following the write operation.






Timer/Counter2 Output OCR2 Compare Register

| Timer/Counter2 Output Compare Register – OCR2 | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--|--|-------------------------------------|------------------------------------|---------------------------------|----------------------------------|-------------------------------------|---------------------------------|----------------------------------|---------------------------------|----------------------------|
| | \$23 (\$43) | MSB | | | | | | | LSB | OCR2 |
| | Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | The Output | Compar | e Regist | er is an | 8-bit rea | d/write r | egister. | | | |
| | The Timer/C pared with software wi Timer/Cour Timer/Coun | Timer/Co rite to th nter2 clo | ounter2. e Timer | Actions /Counte | s on con er2 Regi | npare m ster blo | atches a cks com | are spe npare m | cified in atches i | TCCR2. A n the next |
| | A Compare the compare | | vill set th | ne Comp | are Inte | rrupt Fla | ag in the | CPU cl | ock cycl | e following |
| Timer/Counter2 in PWM Mode | When PWM reaches \$FI | | | | | | either | wraps (| overflow | vs) when it |
| | If the up/dov – OCR2 for the PD7(OC | m an 8-b | | | | | | • | • | • |
| | If the overflo – OCR2 form of the up/do | m an 8-b | it, free-ru | unning, a | | | | • | • | - |
| PWM Modes (Up/Down and Overflow) | The two diff trol Register | | | es are s | elected | by the C | CTC2 bit | in the T | īmer/Co | unter Con- |
| | If CTC2 is c counter, co before the c put Compar the COM21 | unting u cycle is r e Regist | p from \$ epeated ter, the F | 500 to \$. When t PD7(OC | FF, whe the coun 2) pin is | re it turr ter value set or c | ns and o e match leared a | counts c es the c accordin | lown aga ontents g to the | ain to zero of the Out- |
| | If CTC2 is s ing from \$0 the settings matches the | 0 after re of COM | eaching 21/COM | \$FF. Th 120 on a | e PD7(C Timer/C | C2) pin | will be overflow | set or cl | eared ac | ccording to unter value |
| | | | | | | | | | | |

| CTC2 | COM21 | COM20 | Effect on Compare Pin | Frequency |
|------|-------|-------|--|--------------------------|
| 0 | 0 | 0 | Not connected | |
| 0 | 0 | 1 | Not connected | |
| 0 | 1 | 0 | Cleared on Compare Match, up-counting. Set on Compare Match, down-counting (non-inverted PWM). | f _{TCK0/2} /510 |
| 0 | 1 | 1 | Cleared on Compare Match, down-counting. Set on Compare Match, up-counting (inverted PWM). | f _{TCK0/2} /510 |
| 1 | 0 | 0 | Not connected | |
| 1 | 0 | 1 | Not connected | |
| 1 | 1 | 0 | Cleared on compare match, set on overflow. | f _{TCK0/2} /256 |
| 1 | 1 | 1 | Set on compare match, cleared on overflow. | f _{TCK0/2} /256 |

| Table 21. | Compare | Mode | Select | in | PWM | Mode |
|-----------|---------|------|--------|----|-------------|------|
| | Compare | mouc | 001001 | | 1 0 0 1 0 1 | mouo |

Note that in PWM mode, the value to be written to the Output Compare Register is first transferred to a temporary location, and then latched into OCR2 when the Timer/Counter reaches \$FF. This prevents the occurrence of odd-length PWM pulses (glitches) in the event of an unsynchronized OCR2 write. See Figure 38 for examples.











Figure 39. Effects of Unsynchronized OCR Latching in Overflow Mode.



During the time between the write and the latch operation, a read from OCR2 will read the contents of the temporary location. This means that the most recently written value always will read out of OCR2.

When the Output Compare Register contains \$00 or \$FF, and the up/down PWM mode is selected, the output PD7(OC2) is updated to low or high on the next compare match according to the settings of COM21/COM20. This is shown in Table 22. In overflow PWM mode, the output PD7(OC2) is held low or high only when the Output Compare Register contains \$FF.

| COM21 | COM20 | OCR2 | Output OC2 |
|-------|-------|------|------------|
| 1 | 0 | \$00 | L |
| 1 | 0 | \$FF | Н |
| 1 | 1 | \$00 | Н |
| 1 | 1 | \$FF | L |


Table 22. PWM Outputs OCR2 = \$00 or \$FF

In up/down PWM mode, the Timer Overflow Flag – TOV2, is set when the counter changes direction at \$00. In overflow PWM mode, the Timer Overflow Flag is set as in normal Timer/Counter mode. The Timer Overflow Interrupt operates exactly as in normal Timer/Counter mode, i.e., it is executed when TOV2 is set provided that Timer Overflow Interrupt and Global Interrupts are enabled. This also applies to the Timer Output Compare Flag and Interrupt.

The frequency of the PWM will be Timer Clock Frequency divided by 510.

ATmega163(L)

Asynchronous Status Register – ASSR



• Bit 7..4 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and always read as zero.

• Bit 3 – AS2: Asynchronous Timer/Counter2

When AS2 is cleared (zero), Timer/Counter2 is clocked from the internal system clock, CK. When AS2 is set (one), Timer/Counter2 is clocked from the PC6(TOSC1) pin. Pins PC6 and PC7 are connected to a crystal Oscillator and cannot be used as general I/O pins. When the value of this bit is changed, the contents of TCNT2, OCR2, and TCCR2 might be corrupted.

• Bit 2 – TCN2UB: Timer/Counter2 Update Busy

When Timer/Counter2 operates asynchronously and TCNT2 is written, this bit becomes set (one). When TCNT2 has been updated from the temporary storage register, this bit is cleared (zero) by hardware. A logical zero in this bit indicates that TCNT2 is ready to be updated with a new value.

• Bit 1 – OCR2UB: Output Compare Register2 Update Busy

When Timer/Counter2 operates asynchronously and OCR2 is written, this bit becomes set (one). When OCR2 has been updated from the temporary storage register, this bit is cleared (zero) by hardware. A logical zero in this bit indicates that OCR2 is ready to be updated with a new value.

• Bit 0 – TCR2UB: Timer/Counter Control Register2 Update Busy

When Timer/Counter2 operates asynchronously and TCCR2 is written, this bit becomes set (one). When TCCR2 has been updated from the temporary storage register, this bit is cleared (zero) by hardware. A logical zero in this bit indicates that TCCR2 is ready to be updated with a new value.

If a write is performed to any of the three Timer/Counter2 Registers while its update busy flag is set (one), the updated value might get corrupted and cause an unintentional interrupt to occur.

The mechanisms for reading TCNT2, OCR2, and TCCR2 are different. When reading TCNT2, the actual timer value is read. When reading OCR2 or TCCR2, the value in the temporary storage register is read.





Asynchronous Operation of Timer/Counter2

When Timer/Counter2 operates asynchronously, some considerations must be taken.

- Warning: When switching between asynchronous and synchronous clocking of Timer/Counter2, the Timer Registers TCNT2, OCR2, and TCCR2 might be corrupted. A safe procedure for switching clock source is:
 - 1. Disable the Timer/Counter2 interrupts by clearing OCIE2 and TOIE2.
 - 2. Select clock source by setting AS2 as appropriate.
 - 3. Write new values to TCNT2, OCR2, and TCCR2.
 - 4. To switch to asynchronous operation: Wait for TCN2UB, OCR2UB, and TCR2UB.
 - 5. Clear the Timer/Counter2 Interrupt Flags.
 - 6. Enable interrupts, if needed.
- The Oscillator is optimized for use with a 32.768 kHz watch crystal. Applying an external clock to the TOSC1 pin may result in incorrect Timer/Counter2 operation. The CPU main clock frequency must be more than four times the Oscillator frequency.
- When writing to one of the registers TCNT2, OCR2, or TCCR2, the value is transferred to a temporary register, and latched after two positive edges on TOSC1. The user should not write a new value before the contents of the temporary register have been transferred to its destination. Each of the three mentioned registers have their individual temporary register, which means that e.g. writing to TCNT2 does not disturb an OCR2 write in progress. To detect that a transfer to the destination register has taken place, the Asynchronous Status Register – ASSR has been implemented.
- When entering Power-save mode after having written to TCNT2, OCR2, or TCCR2, the user must wait until the written register has been updated if Timer/Counter2 is used to wake up the device. Otherwise, the MCU will enter sleep mode before the changes are effective. This is particularly important if the Output Compare2 interrupt is used to wake up the device, since the output compare function is disabled during writing to OCR2 or TCNT2. If the write cycle is not finished, and the MCU enters sleep mode before the OCR2UB bit returns to zero, the device will never receive a compare match interrupt, and the MCU will not wake up.
- If Timer/Counter2 is used to wake the device up from Power-save mode, precautions must be taken if the user wants to re-enter Power-save mode: The interrupt logic needs one TOSC1 cycle to be Reset. If the time between wake-up and re-entering Power-save mode is less than one TOSC1 cycle, the interrupt will not occur, and the device will fail to wake up. If the user is in doubt whether the time before re-entering Power-save is sufficient, the following algorithm can be used to ensure that one TOSC1 cycle has elapsed:
 - 1. Write a value to TCCR2, TCNT2, or OCR2.
 - 2. Wait until the corresponding Update Busy Flag in ASSR returns to zero.
 - 3. Enter Power-save mode.
- When the asynchronous operation is selected, the 32.768 kHz Oscillator for Timer/Counter2 is always running, except in Power-down mode. After a Power-up Reset or Wake-up from Power-down, the user should be aware of the fact that this Oscillator might take as long as one second to stabilize. The user is advised to wait for at least one second before using Timer/Counter2 after Power-up or wake-up from Power-down. The contents of all Timer/Counter2 Registers must be considered lost after a wake-up from Power-down due to unstable clock signal upon startup.
- Description of wake-up from Power-save mode when the Timer is clocked asynchronously: When the interrupt condition is met, the wake-up process is started

on the following cycle of the timer clock, that is, the timer is always advanced by at least one before the processor can read the counter value. After wake-up, the MCU is halted for four clock cycles, it executes the interrupt routine, and resumes execution from the instruction following SLEEP.

- During asynchronous operation, the synchronization of the interrupt flags for the asynchronous timer takes three processor cycles plus one timer cycle. The timer is therefore advanced by at least one before the processor can read the timer value causing the setting of the Interrupt Flag. The output compare pin is changed on the timer clock and is not synchronized to the processor clock.
- After waking up from Power-save mode with the asynchronous timer enabled, there will be a short interval in which TCNT2 will read as the same value as before Power-save mode was entered. After an edge on the asynchronous clock, TCNT2 will read correctly (The compare and overflow functions of the Timer are not affected by this behavior.). Safe procedure to ensure that the correct value is read:
 - 1. Write any value to either of the registers OCR2 or TCCR2.
 - 2. Wait for the corresponding Update Busy Flag to be cleared.
 - 3. Read TCNT2.

Note that OCR2 and TCCR2 are never modified by hardware, and will always read correctly.






Watchdog Timer

The Watchdog Timer is clocked from a separate On-chip Oscillator which runs at 1 MHz. This is the typical value at $V_{CC} = 5V$. See characterization data for typical values at other V_{CC} levels. By controlling the Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted as shown in Table 23 on page 61. The WDR – Watchdog Reset – instruction resets the Watchdog Timer. Eight different clock cycle periods can be selected to determine the reset period. If the reset period expires without another Watchdog Reset, the ATmega163 resets and executes from the Reset Vector. For timing details on the Watchdog Reset, refer to page 28.

To prevent unintentional disabling of the Watchdog, a special turn-off sequence must be followed when the Watchdog is disabled. Refer to the description of the Watchdog Timer Control Register for details.

Figure 40. Watchdog Timer



The Watchdog Timer Control Register – WDTCR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|---|---|---|-------|-----|------|------|------|-------|
| \$21 (\$41) | - | - | - | WDTOE | WDE | WDP2 | WDP1 | WDP0 | WDTCR |
| Read/Write | R | R | R | R/W | R/W | R/W | R/W | R/W | • |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bits 7..5 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and will always read as zero.

• Bit 4 – WDTOE: Watchdog Turn-off Enable

This bit must be set (one) when the WDE bit is cleared. Otherwise, the Watchdog will not be disabled. Once set, hardware will clear this bit to zero after four clock cycles. Refer to the description of the WDE bit for a Watchdog disable procedure.

• Bit 3 – WDE: Watchdog Enable

When the WDE is set (one) the Watchdog Timer is enabled, and if the WDE is cleared (zero) the Watchdog Timer function is disabled. WDE can only be cleared if the WDTOE bit is set(one). To disable an enabled Watchdog Timer, the following procedure must be followed:

- 1. In the same operation, write a logical one to WDTOE and WDE. A logical one must be written to WDE even though it is set to one before the disable operation starts.
- 2. Within the next four clock cycles, write a logical 0 to WDE. This disables the Watchdog.

• Bits 2..0 – WDP2, WDP1, WDP0: Watchdog Timer Prescaler 2, 1, and 0

The WDP2, WDP1, and WDP0 bits determine the Watchdog Timer prescaling when the Watchdog Timer is enabled. The different prescaling values and their corresponding Timeout Periods are shown in Table 23.

| WDP2 | WDP1 | WDP0 | Number of WDTTypical Time-outOscillator Cyclesat V _{CC} = 3.0V | | Typical Time-out at V _{CC} = 5.0V |
|------|------|------|---|--------|---|
| 0 | 0 | 0 | 16K cycles | 47 ms | 15 ms |
| 0 | 0 | 1 | 32K cycles | 94 ms | 30 ms |
| 0 | 1 | 0 | 64K cycles | 0.19 s | 60 ms |
| 0 | 1 | 1 | 128K cycles | 0.38 s | 0.12 s |
| 1 | 0 | 0 | 256K cycles | 0.75 s | 0.24 s |
| 1 | 0 | 1 | 512K cycles | 1.5 s | 0.49 s |
| 1 | 1 | 0 | 1,024K cycles | 3.0 s | 0.97 s |
| 1 | 1 | 1 | 2,048K cycles | 6.0 s | 1.9 s |

Table 23. Watchdog Timer Prescale Select





EEPROM Read/Write Access

te The EEPROM Access Registers are accessible in the I/O space.

The write access time is in the range of 1.9 - 3.8 ms, depending on the V_{CC} voltages. See Table 24 for details. A self-timing function, however, lets the user software detect when the next byte can be written. If the user code contains code that writes the EEPROM, some precautions must be taken. In heavily filtered power supplies, V_{CC} is likely to rise or fall slowly on Power-up/down. This causes the device for some period of time to run at a voltage lower than specified as minimum for the clock frequency used. CPU operation under these conditions is likely to cause the Program Counter to perform unintentional jumps and potentially execute the EEPROM write code. To secure EEPROM integrity, the user is advised to use an External under-voltage Reset circuit or the internal BOD in this case.

In order to prevent unintentional EEPROM writes, a specific write procedure must be followed. Refer to the description of the EEPROM Control Register for details on this.

When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next instruction is executed.

The EEPROM Address Register – EEARH and EEARL

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| \$1F (\$3F) | - | - | - | - | - | - | - | EEAR8 | EEARH |
| \$1E (\$3E) | EEAR7 | EEAR6 | EEAR5 | EEAR4 | EEAR3 | EEAR2 | EEAR1 | EEAR0 | EEARL |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Read/Write | R | R | R | R | R | R | R | R/W | |
| | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Х | |
| | Х | Х | Х | Х | Х | Х | Х | Х | |


• Bits 15..9 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and will always read as zero.

Bits 8..0 – EEAR8..0: EEPROM Address

The EEPROM Address Registers – EEARH and EEARL – specify the EEPROM address in the 512 bytes EEPROM space. The EEPROM data bytes are addressed linearly between 0 and 511. The initial value of EEAR is undefined. A proper value must be written before the EEPROM may be accessed.





• Bits 7..0 - EEDR7.0: EEPROM Data

For the EEPROM write operation, the EEDR Register contains the data to be written to the EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the EEDR contains the data read out from the EEPROM at the address given by EEAR.

ATmega163(L)

The EEPROM Control Register – EECR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|---|---|---|---|-------|-------|------|------|------|
| \$1C (\$3C) | - | - | - | - | EERIE | EEMWE | EEWE | EERE | EECR |
| Read/Write | R | R | R | R | R/W | R/W | R/W | R/W | • |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bits 7..4 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and will always read as zero.

• Bit 3 – EERIE: EEPROM Ready Interrupt Enable

When the I bit in SREG and EERIE are set (one), the EEPROM Ready Interrupt is enabled. When cleared (zero), the interrupt is disabled. The EEPROM Ready interrupt generates a constant interrupt when EEWE is cleared (zero).

• Bit 2 – EEMWE: EEPROM Master Write Enable

The EEMWE bit determines whether setting EEWE to one causes the EEPROM to be written. When EEMWE is set(one) setting EEWE will write data to the EEPROM at the selected address If EEMWE is zero, setting EEWE will have no effect. When EEMWE has been set (one) by software, hardware clears the bit to zero after four clock cycles. See the description of the EEWE bit for an EEPROM write procedure.

• Bit 1 – EEWE: EEPROM Write Enable

The EEPROM Write Enable Signal EEWE is the write strobe to the EEPROM. When address and data are correctly set up, the EEWE bit must be set to write the value into the EEPROM. The EEMWE bit must be set when the logical one is written to EEWE, otherwise no EEPROM write takes place. The following procedure should be followed when writing the EEPROM (the order of steps 2 and 3 is not essential):

- 1. Wait until EEWE becomes zero.
- 2. Write new EEPROM address to EEAR (optional).
- 3. Write new EEPROM data to EEDR (optional).
- 4. Write a logical one to the EEMWE bit in EECR.
- 5. Within four clock cycles after setting EEMWE, write a logical one to EEWE.

Caution: An interrupt between step 4 and step 5 will make the write cycle fail, since the EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared during the four last steps to avoid these problems.

When the write access time (see Table 24) has elapsed, the EEWE bit is cleared (zero) by hardware. The user software can poll this bit and wait for a zero before writing the next byte. When EEWE has been set, the CPU is halted for four cycles before the next instruction is executed.

• Bit 0 – EERE: EEPROM Read Enable

The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the correct address is set up in the EEAR Register, the EERE bit must be set. When the EERE bit is cleared (zero) by hardware, requested data is found in the EEDR Register. The EEPROM read access takes one instruction, and there is no need to poll the EERE bit. When EERE has been set, the CPU is halted for two cycles before the next instruction is executed.





The user should poll the EEWE bit before starting the read operation. If a write operation is in progress, it is not possible to set the EERE bit, nor to change the EEAR Register.

The calibrated Oscillator is used to time the EEPROM accesses. Table 24 lists the typical programming time for EEPROM access from the CPU

 Table 24.
 EEPROM Programming Time.

| Symbol | Number of Calibrated | Min Programmingn | Max Programming |
|----------------------------|----------------------|------------------|-----------------|
| | RC Oscillator Cycles | Time | Time |
| EEPROM write (from CPU) | 2048 | 1.9 ms | 3.8 ms |

Preventing EEPROM Corruption

During periods of low V_{CC} , the EEPROM data can be corrupted because the supply voltage is too low for the CPU and the EEPROM to operate properly. These issues are the same as for board level systems using the EEPROM, and the same design solutions should be applied.

An EEPROM data corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the EEPROM requires a minimum voltage to operate correctly. Secondly, the CPU itself can execute instructions incorrectly, if the supply voltage for executing instructions is too low.

EEPROM data corruption can easily be avoided by following these design recommendations (one is sufficient):

- Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD) if the operating voltage matches the detection level. If not, an external low V_{CC} Reset Protection circuit can be used. If a Reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply is voltage is sufficient.
- Keep the AVR core in Power-down Sleep Mode during periods of low V_{CC}. This will prevent the CPU from attempting to decode and execute instructions, effectively protecting the EEPROM Registers from unintentional writes.
- 3. Store constants in Flash memory if the ability to change memory contents from software is not required. Flash memory can not be updated by the CPU unless the boot loader software supports writing to the Flash and the Boot Lock bits are configured so that writing to the Flash memory from CPU is allowed. See "Boot Loader Support" on page 134 for details.


ATmega163(L)

Serial Peripheral Interface – SPI

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the ATmega163 and peripheral devices or between several AVR devices. The ATmega163 SPI includes the following features:

- Full-duplex, Three-wire Synchronous Data Transfer
- Master or Slave Operation
- LSB First or MSB First Data Transfer
- Seven Programmable Bit Rates
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Wake-up from Idle Mode
- Double Speed (CK/2) Master SPI Mode

Figure 41. SPI Block Diagram



The interconnection between Master and Slave CPUs with SPI is shown in Figure 42. The PB7(SCK) pin is the clock output in the Master mode and the clock input in the Slave mode. Writing to the SPI Data Register of the Master CPU starts the SPI clock generator, and the data written shifts out of the PB5(MOSI) pin and into the PB5(MOSI) pin of the Slave CPU. After shifting one byte, the SPI Clock Generator stops, setting the end of Transmission Flag (SPIF). If the SPI Interrupt Enable bit (SP<u>IE</u>) in the SPCR Register is set, an interrupt is requested. The Slave Select input, PB4(SS), is set low to select an individual Slave SPI device. The two Shift Registers in the Master and the Slave can be considered as one distributed 16-bit circular Shift Register. This is shown in Figure 42. When data is shifted from the Master to the Slave, data is also shifted in





the opposite direction, simultaneously. During one shift cycle, data in the Master and the Slave is interchanged.




Figure 42. SPI Master-Slave Interconnection

The system is single buffered in the transmit direction and double buffered in the receive direction. This means that bytes to be transmitted cannot be written to the SPI Data Register before the entire shift cycle is completed. When receiving data, however, a received character must be read from the SPI Data Register before the next character has been completely shifted in. Otherwise, the first byte is lost.

When the SPI is enabled, the data direction of the MOSI, MISO, SCK, and SS pins is overridden according to Table 25.

| Table 25. SPI Pin Overrides ⁽¹⁾ | 5. SPI Pin Overrides ⁽¹⁾ | rride | Overr | Pin | SPI | 25. | able | Т |
|--|-------------------------------------|-------|-------|-----|-----|-----|------|---|
|--|-------------------------------------|-------|-------|-----|-----|-----|------|---|

| Pin | Direction, Master SPI | Direction, Slave SPI |
|------|-----------------------|----------------------|
| MOSI | User Defined | Input |
| MISO | Input | User Defined |
| SCK | User Defined | Input |
| SS | User Defined | Input |

Note: 1. See "Alternate Functions Of PORTB" on page 118 for a detailed description of how to define the direction of the user defined SPI pins.

SS Pin Functionality

When the SPI is configured as a Master (MSTR in SPCR is set), the user can determine the direction of the SS pin. If SS is configured as an output, the pin is a general output pin which does not affect the SPI system. If <u>SS</u> is configured as an input, it must be held high to ensure Master SPI operation. If the SS <u>pin</u> is driven low by peripheral circuitry when the SPI is configured as a Master with the SS pin defined as an input, the SPI system interprets this as another Master selecting the SPI as a Slave and starting to send data to it. To avoid bus contention, the SPI system takes the following actions:

- 1. The MSTR bit in SPCR is cleared and the SPI system becomes a Slave. As a result of the SPI becoming a Slave, the MOSI and SCK pins become inputs.
- 2. The SPIF Flag in SPSR is set, and if the SPI interrupt is enabled, and the I-bit in SREG is set, the interrupt routine will be executed.

Thus, when int<u>errupt</u>-driven SPI transmission is used in Master mode, and there exists a possibility that SS is driven low, the interrupt should always check that the MSTR bit is still set. If the MSTR bit has been cleared by a slave select, it must be set by the user to re-enable SPI Master mode.

ATmega163(L)

LSB

When the SPI is configured as a Slave, the SS pin is always input. When SS is held low, the SPI is activated, and MISO becomes an output if configured so by the user. All other pins are inputs. When SS is driven high, all pins are inputs, and the SPI is passive, which means that it will not receive incoming data. Note that the SPI logic will be Reset once the SS pin is driven high. If the SS pin is driven high during a transmission, the SPI will stop sending and receiving immediately and both data received and data sent must be considered as lost.

There are four combinations of SCK phase and polarity with respect to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats


Data Modes

Figure 43. SPI Transfer Format with CPHA = 0 and DORD = 0 SCK CYCLE # 2 3 4 5 6 8 (FOR REFERENCE) SCK (CPOL=0) SCK (CPOL=1) MOSI MSB 6 3 LSE (FROM MASTER)

5

Δ

3




are shown in Figure 43 and Figure 44.

MISO


(FROM SLAVE) SS (TO SLAVE)



6



MSB



* Not defined but normally LSB of previously transmitted character

SPI Control Register – SPCR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|------|-----|------|------|------|------|------|------|------|
| \$0D (\$2D) | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | SPCR |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | - |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – SPIE: SPI Interrupt Enable

This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and the if the Global Interrupt Enable bit in SREG is set.

Bit 6 – SPE: SPI Enable

When the SPE bit is set (one), the SPI is enabled. This bit must be set to enable any SPI operations.





• Bit 5 - DORD: Data Order

When the DORD bit is set (one), the LSB of the data word is transmitted first.

When the DORD bit is cleared (zero), the MSB of the data word is transmitted first.

• Bit 4 – MSTR: Master/Slave Select

This bit <u>selects</u> Master SPI mode when set (one), and Slave SPI mode when cleared (zero). If SS is configured as an input and is driven low while MSTR is set, MSTR will be cleared, and SPIF in SPSR will become set. The user will then have to set MSTR to reenable SPI Master mode.

• Bit 3 – CPOL: Clock Polarity

When this bit is set (one), SCK is high when idle. When CPOL is cleared (zero), SCK is low when idle. Refer to Figure 43 and Figure 44 for additional information.

• Bit 2 – CPHA: Clock Phase

Refer to Figure 43 and Figure 44 for the functionality of this bit.


• Bits 1, 0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0

These two bits control the SCK rate of the device configured as a Master. SPR1 and SPR0 have no effect on the Slave. The relationship between SCK and the Oscillator Clock frequency f_{ck} is shown in the following table:

| SPI2X | SPR1 | SPR0 | SCK Frequency |
|-------|------|------|----------------------|
| 0 | 0 | 0 | f _{ck} /4 |
| 0 | 0 | 1 | f _{ck} /16 |
| 0 | 1 | 0 | f _{ck} /64 |
| 0 | 1 | 1 | f _{ck} /128 |
| 1 | 0 | 0 | f _{ck} /2 |
| 1 | 0 | 1 | f _{ck} /8 |
| 1 | 1 | 0 | f _{ck} /32 |
| 1 | 1 | 1 | f _{ck} /64 |

Table 26. Relationship Between SCK and the Oscillator Frequency

The SPI Status Register – SPSR



• Bit 7 – SPIF : SPI Interrupt Flag

When a serial transfer is complete, the SPIF bit is set (one) and an <u>interrupt</u> is generated if SPIE in SPCR is set (one) and global interrupts are enabled. If SS is an input and is driven low when the SPI is in Master mode, this will also set the SPIF Flag. SPIF is cleared by hardware when executing the corresponding Interrupt Handling Vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set (one), then accessing the SPI Data Register (SPDR).

• Bit 6 – WCOL : Write COLlision Flag

The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer. The WCOL bit (and the SPIF bit) are cleared (zero) by first reading the SPI Status Register with WCOL set (one), and then accessing the SPI Data Register.

• Bit 5..1 - Res: Reserved Bits

These bits are reserved bits in the ATmega163 and will always read as zero.

• Bit 0 – SPI2X: Double SPI Speed Bit

When this bit is set (one) the SPI speed (SCK Frequency) will be doubled when the SPI is in Master mode (see Table 26). This means that the minimum SCK period will be two CPU clock periods. When the SPI is configured as Slave, the SPI is only guaranteed to work at $f_{ck}/4$ or lower.

The SPI interface on the ATmega163 is also used for Program memory and EEPROM downloading or uploading. See page 155 for Serial Programming and verification.


The SPI Data Register – SPDR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----------|
| \$0F (\$2F) | MSB | | | | | | | LSB | SPDR |
| Read/Write | R/W | |
| Initial Value | Х | Х | Х | Х | Х | Х | Х | х | Undefined |

The SPI Data Register is a read/write register used for data transfer between the Register File and the SPI Shift Register. Writing to the register initiates data transmission. Reading the register causes the Shift Register Receive buffer to be read.







Data transmission is initiated by writing the data to be transmitted to the UART I/O Data Register, UDR. Data is transferred from UDR to the Transmit Shift Register when:

DATA BUS

• A new character has been written to UDR after the stop bit from the previous character has been shifted out. The Shift Register is loaded immediately.

REGISTER (UCSRB)

TXCIE

JDRI

REGISTER (UCSRA)

UDRE

IRQ

TXC IDRF

TXC IRQ

• A new character has been written to UDR before the stop bit from the previous character has been shifted out. The Shift Register is loaded when the stop bit of the character currently being transmitted has been shifted out.

70 ATmega163(L)

When data is transferred from UDR to the Shift Register, the UDRE (UART Data Register Empty) bit in the UART Status Register, USR, is set. When this bit is set (one), the UART is ready to receive the next character. At the same time as the data is transferred from UDR to the 10(11)-bit Shift Register, bit 0 of the Shift Register is cleared (start bit) and bit 9 or 10 is set (stop bit). If 9-bit data word is selected (the CHR9 bit in the UART Control Register, UCR is set), the TXB8 bit in UCR is transferred to bit 9 in the Transmit Shift Register.

On the Baud Rate clock following the transfer operation to the Shift Register, the start bit is shifted out on the TXD pin. Then follows the data, LSB first. When the stop bit has been shifted out, the Shift Register is loaded if any new data has been written to the UDR during the transmission. During loading, UDRE is set. If there is no new data in the UDR Register to send when the stop bit is shifted out, the UDRE Flag will remain set until UDR is written again. When no new data has been written, and the stop bit has been present on TXD for one bit length, the Transmit Complete Flag, TXC, in USR is set.

The TXEN bit in UCR enables the UART transmitter when set (one). When this bit is cleared (zero), the PD1 pin can be used for general I/O. When TXEN is set, the UART Transmitter will be connected to PD1, which is forced to be an output pin regardless of the setting of the DDD1 bit in DDRD.






Data Reception

Figure 46 shows a block diagram of the UART Receiver


Figure 46. UART Receiver



The Receiver front-end logic samples the signal on the RXD pin at a frequency 16 times the baud rate. While the line is idle, one single sample of logical zero will be interpreted as the falling edge of a start bit, and the start bit detection sequence is initiated. Let sample 1 denote the first zero-sample. Following the 1 to 0-transition, the receiver samples the RXD pin at samples 8, 9, and 10. If two or more of these three samples are found to be logical ones, the start bit is rejected as a noise spike and the receiver starts looking for the next 1 to 0-transition.

If however, a valid start bit is detected, sampling of the data bits following the start bit is performed. These bits are also sampled at samples 8, 9, and 10. The logical value found in at least two of the three samples is taken as the bit value. All bits are shifted into the Transmitter Shift Register as they are sampled. Sampling of an incoming character is shown in Figure 47. Note that the description above is not valid when the UART transmission speed is doubled. See "Double Speed Transmission" on page 78 for a detailed description.

| Eigura 47 | Sampling Received Data ⁽¹⁾ |
|------------|---------------------------------------|
| Figure 47. | Sampling Received Data |



Note: 1. This figure is not valid when the UART speed is doubled. See "Double Speed Transmission" on page 78 for a detailed description.

When the stop bit enters the Receiver, the majority of the three samples must be one to accept the stop bit. If two or more samples are logical zeros, the Framing Error (FE) Flag in the UART Status Register (USR) is set. Before reading the UDR Register, the user should always check the FE bit to detect Framing Errors.

Whether or not a valid stop bit is detected at the end of a character reception cycle, the data is transferred to UDR and the RXC Flag in USR is set. UDR is in fact two physically separate registers, one for transmitted data and one for received data. When UDR is read, the Receive Data Register is accessed, and when UDR is written, the Transmit Data Register is accessed. If 9-bit data word is selected (the CHR9 bit in the UART Control Register, UCR is set), the RXB8 bit in UCR is loaded with bit nine in the Transmit Shift Register when data is transferred to UDR.

If, after having received a character, the UDR Register has not been read since the last receive, the OverRun (OR) Flag in UCR is set. This means that the last data byte shifted into to the Shift Register could not be transferred to UDR and has been lost. The OR bit is buffered, and is updated when the valid data byte in UDR is read. Thus, the user should always check the OR bit when reading the UDR Register in order to detect any overruns if the baud rate is high or CPU load is high.

When the RXEN bit in the UCR Register is cleared (zero), the receiver is disabled. This means that the PD0 pin can be used as a general I/O pin. When RXEN is set, the UART Receiver will be connected to PD0, which is forced to be an input pin regardless of the setting of the DDD0 bit in DDRD. When PD0 is forced to input by the UART, the PORTD0 bit can still be used to control the pull-up resistor on the pin.

When the CHR9 bit in the UCR Register is set, transmitted and received characters are 9-bit long plus start and stop bits. The ninth data bit to be transmitted is the TXB8 bit in UCR Register. This bit must be set to the wanted value before a transmission is initated by writing to the UDR Register. The 9th data bit received is the RXB8 bit in the UCR Register.

It is important that the Status Register (USR) always is read before the Data Register (UDR). The Data Register should be read only once for each received byte. Otherwise, the Status Register (USR) might get updated with incorrect values.

The Multi-Processor Communication mode enables several Slave MCUs to receive data from a Master MCU. This is done by first decoding an address byte to find out which MCU has been addressed. If a particular Slave MCU has been addressed, it will receive the following data bytes as normal, while the other Slave MCUs will ignore the data bytes until another address byte is received.

For an MCU to act as a Master MCU, it should enter 9-bit transmission mode (CHR9 in UCSRB set). The ninth bit must be one to indicate that an address byte is being transmitted, and zero to indicate that a data byte is being transmitted.

For the Slave MCUs, the mechanism appears slightly differently for 8-bit and 9-bit reception mode. In 8-bit reception mode (CHR9 in UCSRB cleared), the stop bit is one for an address byte and zero for a data byte. In 9-bit reception mode (CHR9 in UCSRB



Multi-processor Communication Mode



set), the 9th bit is one for an address byte and zero for a data byte, whereas the stop bit is always high.

The following procedure should be used to exchange data in Multi-Processor Communication mode:

- 1. All Slave MCUs are in Multi-Processor Communication mode (MPCM in UCSRA is set).
- 2. The Master MCU sends an address byte, and all slaves receive and read this byte. In the Slave MCUs, the RXC Flag in UCSRA will be set as normal.
- 3. Each Slave MCU reads the UDR Register and determines if it has been selected. If so, it clears the MPCM bit in UCSRA, otherwise it waits for the next address byte.
- 4. For each received data byte, the receiving MCU will set the Receive Complete Flag (RXC in UCSRA). In 8-bit mode, the receiving MCU will also generate a Framing Error (FE in UCSRA set), since the stop bit is zero. The other slave MCUs, which still have the MPCM bit set, will ignore the data byte. In this case, the UDR Register and the RXC or FE Flags will not be affected.
- 5. After the last byte has been transferred, the process repeats from step 2.

UART Control

UART I/O Data Register – UDR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| \$0C (\$2C) | MSB | | | | | | | LSB | UDR |
| Read/Write | R/W | - |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

The UDR Register is actually two physically separate registers sharing the same I/O address. When writing to the register, the UART Transmit Data Register is written. When reading from UDR, the UART Receive Data Register is read.

UART Control and Status Register A – UCSRA

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|-----|-----|------|----|----|---|-----|------|-------|
| \$0B (\$2B) | RXC | TXC | UDRE | FE | OR | - | U2X | MPCM | UCSRA |
| Read/Write | r | R/W | R | R | R | R | R/W | R/W | • |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – RXC: UART Receive Complete

This bit is set (one) when a received character is transferred from the Receiver Shift Register to UDR. The bit is set regardless of any detected framing errors. When the RXCIE bit in UCR is set, the UART Receive Complete interrupt will be executed when RXC is set(one). RXC is cleared by reading UDR. When interrupt-driven data reception is used, the UART Receive Complete Interrupt routine must read UDR in order to clear RXC, otherwise a new interrupt will occur once the interrupt routine terminates.

• Bit 6 – TXC: UART Transmit Complete

This bit is set (one) when the entire character (including the stop bit) in the Transmit Shift Register has been shifted out and no new data has been written to UDR. This Flag is especially useful in half-duplex communications interfaces, where a transmitting application must enter receive mode and free the communications bus immediately after completing the transmission.

When the TXCIE bit in UCR is set, setting of TXC causes the UART Transmit Complete interrupt to be executed. TXC is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, the TXC bit is cleared (zero) by writing a logical one to the bit.

• Bit 5 – UDRE: UART Data Register Empty

This bit is set (one) when a character written to UDR is transferred to the Transmit Shift Register. Setting of this bit indicates that the transmitter is ready to receive a new character for transmission.

When the UDRIE bit in UCR is set, the UART Transmit Complete interrupt to be executed as long as UDRE is set. UDRE is cleared by writing UDR. When interrupt-driven data transmittal is used, the UART Data Register Empty Interrupt routine must write UDR in order to clear UDRE, otherwise a new interrupt will occur once the interrupt routine terminates.

UDRE is set (one) during reset to indicate that the transmitter is ready.

• Bit 4 – FE: Framing Error

This bit is set if a Framing Error condition is detected, i.e. when the stop bit of an incoming character is zero.

The FE bit is cleared when the stop bit of received data is one.

• Bit 3 - OR: OverRun

This bit is set if an Overrun condition is detected, i.e., when a character already present in the UDR Register is not read before the next character has been shifted into the Receiver Shift Register. The OR bit is buffered, which means that it will be set once the valid data still in UDR is read.

The OR bit is cleared (zero) when data is received and transferred to UDR.

• Bit 2 - Res: Reserved Bit

This bit is a reserved bit in the ATmega163 and will always read as zero.

• Bits 1 – U2X: Double the UART Transmission Speed

Setting this bit will reduce the division of the baud rate generator clock from 16 to 8, effectively doubling the transfer speed at the expense of robustness. For a detailed description, see "Double Speed Transmission" on page 78.

• Bit 0 – MPCM: Multi-processor Communication Mode

This bit is used to enter Multi-Processor Communication mode. The bit is set when the slave MCU waits for an address byte to be received. When the MCU has been addressed, the MCU switches off the MPCM bit, and starts data reception.

For a detailed description, see "Multi-processor Communication Mode" on page 73.





UART Control and Status Register B – UCSRB

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|-------|-------|-------|------|------|------|------|------|-------|
| \$0A (\$2A) | RXCIE | TXCIE | UDRIE | RXEN | TXEN | CHR9 | RXB8 | TXB8 | UCSRB |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R | W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | |

• Bit 7 – RXCIE: RX Complete Interrupt Enable

When this bit is set (one), a setting of the RXC bit in USR will cause the Receive Complete interrupt routine to be executed provided that global interrupts are enabled.

• Bit 6 – TXCIE: TX Complete Interrupt Enable

When this bit is set (one), a setting of the TXC bit in USR will cause the Transmit Complete interrupt routine to be executed provided that global interrupts are enabled.

• Bit 5 – UDRIE: UART Data Register Empty Interrupt Enable

When this bit is set (one), a setting of the UDRE bit in USR will cause the UART Data Register Empty interrupt routine to be executed provided that global interrupts are enabled.

• Bit 4 – RXEN: Receiver Enable

This bit enables the UART Receiver when set (one). When the Receiver is disabled, the RXC, OR, and FE Status Flags cannot become set. If these flags are set, turning off RXEN does not cause them to be cleared.

• Bit 3 – TXEN: Transmitter Enable

This bit enables the UART Transmitter when set (one). When disabling the Transmitter while transmitting a character, the Transmitter is not disabled before the character in the Shift Register plus any following character in UDR has been completely transmitted.

• Bit 2 – CHR9: 9-bit Characters

When this bit is set (one) transmitted and received characters are 9-bit long plus start and stop bits. The ninth bit is read and written by using the RXB8 and TXB8 bits in UCR, respectively. The ninth data bit can be used as an extra stop bit or a parity bit.

• Bit 1 – RXB8: Receive Data Bit 8

When CHR9 is set (one), RXB8 is the ninth data bit of the received character.

• Bit 0 – TXB8: Transmit Data Bit 8

When CHR9 is set (one), TXB8 is the ninth data bit in the character to be transmitted.

Baud Rate Generator

The Baud Rate generator is a frequency divider which generates baud-rates according to the following equation:

$$\mathsf{BAUD} = \frac{f_{\mathsf{CK}}}{\mathsf{16}(\mathsf{UBR}+1)}$$

- BAUD = Baud Rate
- f_{CK}= Crystal Clock frequency
- UBR = Contents of the UBRRHI and UBRR Registers, (0 4095)

⁷⁶ ATmega163(L)

• Note that this equation is not valid when the UART transmission speed is doubled. See "Double Speed Transmission" on page 78 for a detailed description.

For standard crystal frequencies, the most commonly used baud rates can be generated by using the UBR settings in Table 27. UBR values which yield an actual baud rate differing less than 2% from the target baud rate, are bold in the table. However, using baud rates that have more than 1% error is not recommended. High error ratings give less noise resistance.

| Baud Rate | 1 | MHz | %Error | 1,84 | MHz | %Error | 2 | MHz | %Error | 2,458 | MHz | %Error |
|-----------|------|-----|--------|------|-----|--------|------|-----|--------|-------|-----|--------|
| 2400 | UBR= | 25 | 0,2 | UBR= | 47 | 0,0 | UBR= | 51 | 0,2 | UBR= | 63 | 0,0 |
| 4800 | UBR= | 12 | 0,2 | UBR= | 23 | 0,0 | UBR= | 25 | 0,2 | UBR= | 31 | 0,0 |
| 9600 | UBR= | 6 | 7,5 | UBR= | 11 | 0,0 | UBR= | 12 | 0,2 | UBR= | 15 | 0,0 |
| 14400 | UBR= | 3 | 7,8 | UBR= | 7 | 0,0 | UBR= | 8 | 3,7 | UBR= | 10 | 3,1 |
| 19200 | UBR= | 2 | 7,8 | UBR= | 5 | 0,0 | UBR= | 6 | 7,5 | UBR= | 7 | 0,0 |
| 28800 | UBR= | 1 | 7,8 | UBR= | 3 | 0,0 | UBR= | 3 | 7,8 | UBR= | 4 | 6,3 |
| 38400 | UBR= | 1 | 22,9 | UBR= | 2 | 0,0 | UBR= | 2 | 7,8 | UBR= | 3 | 0,0 |
| 57600 | UBR= | 0 | 7,8 | UBR= | 1 | 0,0 | UBR= | 1 | 7,8 | UBR= | 2 | 12,5 |
| 76800 | UBR= | 0 | 22,9 | UBR= | 1 | 33,3 | UBR= | 1 | 22,9 | UBR= | 1 | 0,0 |
| 115200 | UBR= | 0 | 84,3 | UBR= | 0 | 0,0 | UBR= | 0 | 7,8 | UBR= | 0 | 25,0 |

 Table 27. UBR Settings at Various Crystal Frequencies

| Baud Rate | 3,28 | MHz | %Error | 3,69 | MHz | %Error | 4 | MHz | %Error | 4,608 | MHz | %Error |
|-----------|------|-----|--------|------|-----|--------|------|-----|--------|-------|-----|--------|
| 2400 | UBR= | 84 | 0,4 | UBR= | 95 | 0,0 | UBR= | 103 | 0,2 | UBR= | 119 | 0,0 |
| 4800 | UBR= | 42 | 0,8 | UBR= | 47 | 0,0 | UBR= | 51 | 0,2 | UBR= | 59 | 0,0 |
| 9600 | UBR= | 20 | 1,6 | UBR= | 23 | 0,0 | UBR= | 25 | 0,2 | UBR= | 29 | 0,0 |
| 14400 | UBR= | 13 | 1,6 | UBR= | 15 | 0,0 | UBR= | 16 | 2,1 | UBR= | 19 | 0,0 |
| 19200 | UBR= | 10 | 3,1 | UBR= | 11 | 0,0 | UBR= | 12 | 0,2 | UBR= | 14 | 0,0 |
| 28800 | UBR= | 6 | 1,6 | UBR= | 7 | 0,0 | UBR= | 8 | 3,7 | UBR= | 9 | 0,0 |
| 38400 | UBR= | 4 | 6,3 | UBR= | 5 | 0,0 | UBR= | 6 | 7,5 | UBR= | 7 | 6,7 |
| 57600 | UBR= | 3 | 12,5 | UBR= | 3 | 0,0 | UBR= | 3 | 7,8 | UBR= | 4 | 0,0 |
| 76800 | UBR= | 2 | 12,5 | UBR= | 2 | 0,0 | UBR= | 2 | 7,8 | UBR= | 3 | 6,7 |
| 115200 | UBR= | 1 | 12,5 | UBR= | 1 | 0,0 | UBR= | 1 | 7,8 | UBR= | 2 | 20,0 |

| Baud Rate | 7,37 | MHz | %Error | 8 | MHz | %Error |
|-----------|------|-----|--------|------|-----|--------|
| 2400 | UBR= | 191 | 0,0 | UBR= | 207 | 0,2 |
| 4800 | UBR= | 95 | 0,0 | UBR= | 103 | 0,2 |
| 9600 | UBR= | 47 | 0,0 | UBR= | 51 | 0,2 |
| 14400 | UBR= | 31 | 0,0 | UBR= | 34 | 0,8 |
| 19200 | UBR= | 23 | 0,0 | UBR= | 25 | 0,2 |
| 28800 | UBR= | 15 | 0,0 | UBR= | 16 | 2,1 |
| 38400 | UBR= | 11 | 0,0 | UBR= | 12 | 0,2 |
| 57600 | UBR= | 7 | 0,0 | UBR= | 8 | 3,7 |
| 76800 | UBR= | 5 | 0,0 | UBR= | 6 | 7,5 |
| 115200 | UBR= | 3 | 0,0 | UBR= | 3 | 7,8 |





UART Baud Rate Registers – UBRR and UBRRHI

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|---------------|-----|-----|-----|-----|-----|-----|-----|-----|--------|
| \$20 (\$40) | - | - | - | - | MSB | | | LSB | UBRRHI |
| \$09 (\$29) | MSB | | | | | | | LSB | UBRR |
| - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | - |
| Read/Write | R | R | R | R | R/W | R/W | R/W | R/W | |
| | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |


This is a 12-bit register which contains the UART Baud Rate according to the equation on the previous page. The UBRRHI contains the four most significant bits, and the UBRR contains the eight least significant bits of the UART Baud Rate.

Double Speed
TransmissionThe ATmega163 provides a separate UART mode which allows the user to double the
communication speed. By setting the U2X bit in the UART Control and Status Register
UCSRA, the UART speed will be doubled. Note, however, that the receiver will in this
case only use half the number of samples (only 8 instead of 16) for data sampling and
clock recovery, and therefore requires more accurate baud rate setting and system
clock.

The data reception will differ slightly from Normal mode. Since the speed is doubled, the Receiver front-end logic samples the signals on RXD pin at a frequency eight times the baud rate. While the line is idle, one single sample of logical zero will be interpreted as the falling edge of a start bit, and the start bit detection sequence is initiated. Let sample 1 denote the first zero-sample. Following the 1 to 0-transition, the Receiver samples the RXD pin at samples 4, 5, and 6. If two or more of these three samples are found to be logical ones, the start bit is rejected as a noise spike and the receiver starts looking for the next 1 to 0-transition.

If however, a valid start bit is detected, sampling of the data bits following the start bit is performed. These bits are also sampled at samples 4, 5, and 6. The logical value found in at least two of the three samples is taken as the bit value. All bits are shifted into the Transmitter Shift Register as they are sampled. Sampling of an incoming character is shown in Figure 48.

Figure 48. Sampling Received Data When the Transmission Speed is Doubled



The Baud Rate Generator in Double UART Speed Mode

Note that the baud-rate equation is different from the equation on page 78 when the UART speed is doubled:

$$\mathsf{BAUD} = \frac{f_{\mathsf{CK}}}{8(\mathsf{UBR}+1)}$$

- BAUD = Baud Rate
- f_{CK}= Crystal Clock frequency
- UBR = Contents of the UBRRHI and UBRR Registers, (0 4095)
- Note that this equation is only valid when the UART Transmission Speed is doubled.

For standard crystal frequencies, the most commonly used baud rates can be generated by using the UBR settings in Table 28. UBR values which yield an actual baud rate differing less than 1.5% from the target baud rate, are bold in the table. However, since the

number of samples are reduced, and the system clock might have some variance (this applies especially when using resonators), it is recommended that the baud rate error is less than 0.5%.

| 1.0000 MHz | % Error | 1.8432 MHz | % Error | 2.0000 MHz | % Error |
|-----------------|---------|-----------------|---------|------------------|---------|
| UBR = 51 | 0.2 | UBR = 95 | 0.0 | UBR = 103 | 0.2 |
| UBR = 25 | 0.2 | UBR = 47 | 0.0 | UBR = 51 | 0.2 |
| UBR = 12 | 0.2 | UBR = 23 | 0.0 | UBR = 25 | 0.2 |
| UBR = 8 | 3.7 | UBR = 15 | 0.0 | UBR = 16 | 2.1 |
| UBR = 6 | 7.5 | UBR = 11 | 0.0 | UBR = 12 | 0.2 |
| UBR = 3 | 7.8 | UBR = 7 | 0.0 | UBR = 8 | 3.7 |
| UBR = 2 | 7.8 | UBR = 5 | 0.0 | UBR = 6 | 7.5 |
| UBR = 1 | 7.8 | UBR = 3 | 0.0 | UBR = 3 | 7.8 |
| UBR = 1 | 22.9 | UBR = 2 | 0.0 | UBR = 2 | 7.8 |
| UBR = 0 | 84.3 | UBR = 1 | 0.0 | UBR = 1 | 7.8 |
| - | - | UBR = 0 | 0.0 | - | - |

| Table 28. | UBR Settings at | Various Crysta | al Frequencies i | n Double Speed Mode |
|-----------|-----------------|----------------|------------------|---------------------|
| | | | | |

| 3.2768 MHz | % Error | 3.6864 MHz | % Error | 4.0000 MHz | % Error |
|------------------|---------|------------------|---------|------------------|---------|
| UBR = 170 | 0.2 | UBR = 191 | 0.0 | UBR = 207 | 0.2 |
| UBR = 84 | 0.4 | UBR = 95 | 0.0 | UBR = 103 | 0.2 |
| UBR = 42 | 0.8 | UBR = 47 | 0.0 | UBR = 51 | 0.2 |
| UBR = 27 | 1.6 | UBR = 31 | 0.0 | UBR = 34 | 0.8 |
| UBR = 20 | 1.6 | UBR = 23 | 0.0 | UBR = 25 | 0.2 |
| UBR = 13 | 1.6 | UBR = 15 | 0.0 | UBR = 16 | 2.1 |
| UBR = 10 | 3.1 | UBR = 11 | 0.0 | UBR = 12 | 0.2 |
| UBR = 6 | 1.6 | UBR = 7 | 0.0 | UBR = 8 | 3.7 |
| UBR = 4 | 6.2 | UBR = 5 | 0.0 | UBR = 6 | 7.5 |
| UBR = 3 | 12.5 | UBR = 3 | 0.0 | UBR = 3 | 7.8 |
| UBR = 1 | 12.5 | UBR = 1 | 0.0 | UBR = 1 | 7.8 |
| UBR = 0 | 12.5 | UBR = 0 | 0.0 | UBR = 0 | 7.8 |


| 7.3728 MHz | % Error | 8.0000 MHz | % Error |
|------------------|---------|------------------|---------|
| UBR = 383 | 0.0 | UBR = 416 | 0.1 |
| UBR = 191 | 0.0 | UBR = 207 | 0.2 |
| UBR = 95 | 0.0 | UBR = 103 | 0.2 |
| UBR = 63 | 0.0 | UBR = 68 | 0.6 |
| UBR = 47 | 0.0 | UBR = 51 | 0.2 |
| UBR = 31 | 0.0 | UBR = 34 | 0.8 |
| UBR = 23 | 0.0 | UBR = 25 | 0.2 |
| UBR = 15 | 0.0 | UBR = 16 | 2.1 |
| UBR = 11 | 0.0 | UBR = 12 | 0.2 |
| UBR = 7 | 0.0 | UBR = 8 | 3.7 |
| UBR = 3 | 0.0 | UBR = 3 | 7.8 |
| UBR = 1 | 0.0 | UBR = 1 | 7.8 |
| UBR = 0 | 0.0 | UBR = 0 | 7.8 |






Two-wire Serial Interface (Byte Oriented)


The Two-wire Serial Interface supports bi-directional serial communication. It is designed primarily for simple but efficient integrated circuit (IC) control. The system is comprised of two lines, SCL (Serial Clock) and SDA (Serial Data) that carry information between the ICs connected to them. Various communication configurations can be designed using this bus. Figure 49 shows a typical Two-wire Serial Bus configuration. Any device connected to the bus can be master or slave. Note that all AVR devices connected to the bus must be powered to allow any bus operation.





The Two-wire Serial Interface supports Master/Slave and Transmitter/Receiver operation at up to 217 kHz bus clock rate. The Two-wire Serial Interface has hardware support for 7-bit addressing, but is easily extended to, e.g., a 10-bit addressing format in software. When the Two-wire Serial Interface is enabled (TWEN in TWCR is set), a glitch filter is enabled for the input signals from the pins PC0 (SCL) and PC1 (SDA), and the output from these pins is slew-rate controlled. The Two-wire Serial Interface is byte oriented. The operation of the Two-wire Serial Bus is shown as a pulse diagram in Figure 50, including the START and STOP conditions and generation of ACK signal by the bus receiver.

Figure 50. Two-wire Serial Bus Timing Diagram



The block diagram of the Two-wire Serial Interface is shown in Figure 51.




Figure 51. Block Diagram of the Two-wire Serial Interface

The CPU interfaces with the Two-wire Serial Interface via the following five I/O Registers: the Two-wire Serial Interface Bit Rate Register (TWBR), the Two-wire Serial Interface Control Register (TWCR), the Two-wire Serial Interface Status Register (TWSR), the Two-wire Serial Interface Data Register (TWDR), and the Two-wire Serial Interface Address Register (TWAR, used in Slave mode).





The Two-wire Serial Interface Bit Rate Register – TWBR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|-------|-------|-------|-------|-------|-------|-------|-------|------|
| \$00 (\$20) | TWBR7 | TWBR6 | TWBR5 | TWBR4 | TWBR3 | TWBR2 | TWBR1 | TWBR0 | TWBR |
| Read/Write | R/W | 1 |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bits 7..0 – Two-wire Serial Interface Bit Rate Register

TWBR selects the division factor for the bit rate generator. The bit rate generator is a frequency divider which generates the SCL clock frequency in the Master modes according to the following equation:

Bit Rate =
$$\frac{f_{CK}}{16 + 2(TWBR) + t_A f_{CK}}$$

- Bit Rate = SCL frequency
- f_{CK} = CPU Clock frequency
- TWBR = Contents of the Two-wire Serial Interface Bit Rate Register
- t_A = Bus alignment adjustion
- Note: Both the Receiver and the Transmitter can stretch the low period of the SCL line when waiting for user response, thereby reducing the average bit rate.

TWBR should be set to a value higher than seven to ensure correct Two-wire Serial Bus functionality. The bus alignment adjustion is automatically inserted by the Two-wire Serial Interface, and ensures the validity of setup and hold times on the bus for any TWBR value higher than seven. This adjustment may vary from 200 ns to 600 ns depending on bus loads and drive capabilities of the devices connected to the bus.

The Two-wire Serial Interface Control Register – TWCR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|-------|------|-------|-------|------|------|---|------|------|
| \$36 (\$56) | TWINT | TWEA | TWSTA | TWSTO | TWWC | TWEN | - | TWIE | TWCR |
| Read/Write | R/W | R/W | R/W | R/W | R | R/W | R | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – TWINT: Two-wire Serial Interface Interrupt Flag

This bit is set by hardware when the Two-wire Serial Interface has finished its current job and expects application software response. If the I-bit in the SREG and TWIE in the TWCR Register are set (one), the MCU will jump to the Interrupt Vector at address \$22. While the TWINT Flag is set, the bus SCL clock line low period is stretched. The TWINT Flag must be cleared by software by writing a logic one to it. Note that this flag is not automatically cleared by hardware when executing the interrupt routine. Also note that clearing this flag starts the operation of the Two-wire Serial Interface, so all accesses to the Two-wire Serial Interface Address Register – TWAR, Two-wire Serial Interface Status Register – TWSR, and Two-wire Serial Interface Data Register – TWDR must be complete before clearing this flag.

• Bit 6 – TWEA: Two-wire Serial Interface Enable Acknowledge Flag

TWEA Flag controls the generation of the acknowledge pulse. If the TWEA bit is set, the ACK pulse is generated on the Two-wire Serial Bus if the following conditions are met:

- 1. The device's own slave address has been received.
- 2. A general call has been received, while the TWGCE bit in the TWAR is set.
- 3. A data byte has been received in Master Receiver or Slave Receiver mode.

By setting the TWEA bit low, the device can be virtually disconnected from the Two-wire Serial Bus temporarily. Address recognition can then be resumed by setting the TWEA bit again.

• Bit 5 – TWSTA: Two-wire Serial Bus START Condition Flag

The TWSTA Flag is set by the application when it desires to become a Master on the Two-wire Serial Bus. The Two-wire Serial Interface hardware checks if the bus is available, and generates a START condition on the bus if it is free. However, if the bus is not free, the Two-wire Serial Interface waits until a STOP condition is detected, and then generates a new START condition to claim the bus Master status.

• Bit 4 – TWSTO: Two-wire Serial Bus STOP Condition Flag

TWSTO is a Stop Condition Flag. In Master mode setting the TWSTO bit in the Control Register will generate a STOP condition on the Two-wire Serial Bus. When the STOP condition is executed on the bus, the TWSTO bit is cleared automatically. In Slave mode setting the TWSTO bit can be used to recover from an error condition. No stop condition is generated on the bus then, but the Two-wire Serial Interface returns to a well-defined unaddressed Slave mode and releases the SCL and SDA lines to a high impedance state.

• Bit 3 – TWWC: Two-wire Serial Bus Write Collision Flag

The TWWC bit is set when attempting to write to the Two-wire Serial Interface Data Register – TWDR when TWINT is low. This flag is cleared by writing the TWDR Register when TWINT is high.

• Bit 2 – TWEN: Two-wire Serial Interface Enable Bit

The TWEN bit enables Two-wire Serial Interface operation. If this bit is cleared (zero), the bus outputs SDA and SCL are set to high impedance state, and the input signals are ignored. The interface is activated by setting this bit (one).

• Bit 1 - Res: Reserved Bit

This bit is a reserved bit in the ATmega163 and will always read as zero.






• Bit 0 – TWIE: Two-wire Serial Interface Interrupt Enable

When this bit is enabled, and the I-bit in SREG is set, the Two-wire Serial Interface interrupt will be activated for as long as the TWINT Flag is high.

The TWCR is used to control the operation of the Two-wire Serial Interface. It is used to enable the Two-wire Serial Interface, to initiate a Master access by applying a START condition to the bus, to generate a receiver acknowledge, to generate a stop condition, and to control halting of the bus while the data to be written to the bus are written to the TWDR. It also indicates a write collision if data is attempted written to TWDR while the register is inaccessible.

The Two-wire Serial Interface Status Register – TWSR



• Bits 7..3 – TWS: Two-wire Serial Interface Status

These five bits reflect the status of the Two-wire Serial Interface logic and the Two-wire Serial Bus.

• Bits 2..0 - Res: Reserved bits

These bits are reserved in ATmega163 and will always read as zero

The TWSR is read only. It contains a status code which reflects the status of the Twowire Serial Interface logic and the Two-wire Serial Bus. There are 26 possible status codes. When TWSR contains \$F8, no relevant state information is available and no Two-wire Serial Interface interrupt is requested. A valid status code is available in TWSR one CPU clock cycle after the Two-wire Serial Interface Interrupt Flag (TWINT) is set by hardware and is valid until one CPU clock cycle after TWINT is cleared by software. Table 32 to Table 36 give the status information for the various modes.

The Two-wire Serial Interface Data Register – TWDR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|------|------|------|------|------|------|------|------|------|
| \$03 (\$23) | TWD7 | TWD6 | TWD5 | TWD4 | TWD3 | TWD2 | TWD1 | TWD0 | TWDR |
| Read/Write | R/W | 1 |
| Initial Value | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |

• Bits 7..0 – TWD: Two-wire Serial Interface Data Register

These eight bits constitute the next data byte to be transmitted, or the latest data byte received on the Two-wire Serial Bus.

In Transmit mode, TWDR contains the next byte to be transmitted. In Receive mode, the TWDR contains the last byte received. It is writeable while the Two-wire Serial Interface is not in the process of shifting a byte. This occurs when the Two-wire Serial Interface Interrupt Flag (TWINT) is set by hardware. Note that the Data Register cannot be initialized by the user before the first interrupt occurs. The data in TWDR remain stable as long as TWINT is set. While data is shifted out, data on the bus is simultaneously shifted in. TWDR always contains the last byte present on the bus, except after a wake up from ADC Noise Reduction mode, Power-down mode, or Power-save mode by the Two-wire Serial Interface interrupt. For example, in the case of a lost bus arbitration, no data is lost in the transition from Master to Slave. Handling of the ACK Flag is controlled automatically by the Two-wire Serial Interface logic, the CPU cannot access the ACK bit directly.

| The Two-wire Serial Interface | | | | | | | | | | | |
|-------------------------------|---|---|--|---|---|---|--|---|---|--|--|
| (Slave) Address Register – | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| TWAR | \$02 (\$22) Read/Write | TWA6 R/W | TWA5 R/W | TWA4 R/W | TWA3 R/W | TWA2 R/W | TWA1 R/W | TWA0 R/W | TWGCE R/W | TWAR | |
| | Initial Value | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | | |
| | • Bits 71 - | - TWA: ⁻ | Two-wir | e Serial | Interfac | ce (Slave |) Addre | ess Reg | ister | | |
| | These seven | n bits cor | nstitute t | he slave | addres | s of the T | wo-wire | Serial E | Bus unit. | | |
| | • Bit 0 – TW | VGCE: T | wo-wire | e Serial | Interfac | e Genera | al Call F | Recogni | ition Enab | le Bit | |
| | This bit enab Bus. | les, if se | et, the re | cognitior | n of the (| General (| Call give | n over tł | ne Two-wi | re Serial | |
| | The TWAR s bits of TWAR a Slave Trai TWAR is use ciated addre enabled) in generated. | R) to whi nsmitter ed to ena ss comp | ich the T or Rece able reco parator t | wo-wire eiver, ar ognition o hat looks | Serial Ir nd not n of the ge s for the | nterface v needed ir eneral cal e slave ac | vill respond the Ma l addres ddress (| ond whe aster mo s (\$00). or gene | en program odes. The There is a rall call ac | imed as LSB of an asso- Idress if | |
| Two-wire Serial Interface | The Two-wire | e Serial | Interface | e can op | erate in | four diffe | rent mo | des: | | | |
| Modes | Master T | ransmit | ter | | | | | | | | |
| | Master Receiver | | | | | | | | | | |
| | Slave Re | | | | | | | | | | |
| | Slave Transmitter | | | | | | | | | | |
| | Data transfer in each mode of operation is shown in Figure 52 to Figure 55. These fig- ures contain the following abbreviations: | | | | | | | | | | |
| | S: START co | ondition | | | | | | | | | |
| | R: Read bit (| high lev | el at SD | A) | | | | | | | |
| | W: Write bit (| (low leve | el at SDA | ۹) | | | | | | | |
| | A: Acknowle | dge bit (| low leve | l at SDA |) | | | | | | |
| | A: Not ackno | Not acknowledge bit (high level at SDA) | | | | | | | | | |
| | Data: 8-bit da | ata byte | | | | | | | | | |
| | P: STOP cor | | | | | | | | | | |
| | SLA: Slave A | Address | | | | | | | | | |
| | In Figure 52 Interrupt Flag these points, wire Serial B wire Serial In | to Figur g is set. , actions Sus trans | The nun must be sfer. The | nbers in e taken b e Two-wi | the circl by the ap re Seria | les show oplication Il Bus tra | the stat to conti nsfer is | us code inue or c | held in T complete t | VSR. At he Two- | |
| | The Two-wir when execut wire transfer this bit is clea pleted before | ing the i . Also n ared, so | interrupt ote that that all a | routine. the Two access to | Softwar | e has to e erial Inter | clear the | e flag to arts exe | continue t cution as | he Two- soon as | |





When the Two-wire Serial Interface Interrupt Flag is set, the status code in TWSR is used to determine the appropriate software action. For each status code, the required software action and details of the following serial transfer are given in Table 32 to Table 36.

Master Transmitter Mode

In the Master Transmitter mode, a number of data bytes are transmitted to a Slave Receiver (see Figure 52). Before Master Transmitter mode can be entered, the TWCR must be initialized as follows:

Table 29. TWCR: Master Transmitter Mode Initialization

| TWCR | TWINT | TWEA | TWSTA | TWSTO | TWWC | TWEN | - | TWIE |
|-------|-------|------|-------|-------|------|------|---|------|
| Value | 0 | Х | 0 | 0 | 0 | 1 | 0 | Х |

TWEN must be set to enable the Two-wire Serial Interface, TWSTA and TWSTO must be cleared.

The Master Transmitter mode may now be entered by setting the TWSTA bit. The Twowire Serial Interface logic will then test the Two-wire Serial Bus and generate a START condition as soon as the bus becomes free. When a START condition is transmitted, the Two-wire Serial Interface Interrupt Flag (TWINT) is set by hardware, and the status code in TWSR will be \$08. TWDR must then be loaded with the slave address and the data direction bit (SLA+W). Clearing the TWINT bit in software will continue the transfer. The TWINT Flag is cleared by writing a logic one to the flag.

When the slave address and the direction bit have been transmitted and an acknowledgement bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are \$18, \$20, or \$38. The appropriate action to be taken for each of these status codes is detailed in Table 32. The data must be loaded when TWINT is high only. If not, the access will be discarded, and the Write Collision bit – TWWC will be set in the TWCR Register. This scheme is repeated until the last byte is sent and the transfer is ended by generating a STOP condition or a repeated START condition. A STOP condition is generated by setting TWSTO, a repeated START condition is generated by setting TWSTA and TWSTO.

After a repeated START condition (state \$10) the Two-wire Serial Interface can access the same Slave again, or a new Slave without transmitting a STOP condition. Repeated START enables the Master to switch between Slaves, Master Transmitter mode and Master Receiver mode without loosing control over the bus.

Assembly code illustrating operation of the Master Transmitter mode is given at the end of the TWI section.

Master Receiver Mode In the Master Receiver mode, a number of data bytes are received from a Slave Transmitter (see Figure 53). The transfer is initialized as in the Master Transmitter mode. When the START condition has been transmitted, the TWINT Flag is set by hardware. The software must then load TWDR with the 7-bit slave address and the Data Direction bit (SLA+R). The transfer will then continue when the TWINT Flag is cleared by software.

When the slave address and the direction bit have been transmitted and an acknowledgement bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are \$40, \$48, or \$38. The appropriate action to be taken for each of these status codes is detailed in Table 52. Received data can be read from the TWDR Register when the TWINT Flag is set high by hardware. This scheme is repeated until the last byte has been received and a STOP condition is transmitted by writing a logic one to the TWSTO bit in the TWCR Register.

After a repeated START condition (state \$10), the Two-wire Serial Interface may switch to the Master Transmitter mode by loading TWDR with SLA+W or access a new Slave as Master Receiver or Transmitter.

Assembly code illustrating operation of the Master Receiver mode is given at the end of the TWI section.

Slave Receiver Mode In the Slave Receiver mode, a number of data bytes are received from a Master Transmitter (see Figure 54). To initiate the Slave Receiver mode, TWAR and TWCR must be initialized as follows:

 Table 30.
 TWAR: Slave Receiver Mode Initialization

| TWAR | TWA6 | TWA5 | TWA4 | TWA3 | TWA2 | TWA1 | TWA0 | TWGCE |
|-------|------|------|----------|-------------|---------|------|------|-------|
| Value | | | Device's | s Own Slave | Address | | | |

The upper seven bits are the address to which the Two-wire Serial Interface will respond when addressed by a Master. If the LSB is set, the Two-wire Serial Interface will respond to the general call address (\$00), otherwise it will ignore the general call address.

Table 31. WCR: Slave Receiver Mode Initialization

| TWCR | TWINT | TWEA | TWSTA | TWSTO | TWWC | TWEN | - | TWIE |
|-------|-------|------|-------|-------|------|------|---|------|
| Value | 0 | 1 | 0 | 0 | 0 | 1 | 0 | Х |

TWEN must be set to enable the Two-wire Serial Interface. The TWEA bit must be set to enable the acknowledgement of the device's own slave address or the general call address. TWSTA and TWSTO must be cleared.

When TWAR and TWCR have been initialized, the Two-wire Serial Interface waits until it is addressed by its own slave address (or the general call address if enabled) followed by the Data Direction bit which must be "0" (write) for the Two-wire Serial Interface to operate in the Slave Receiver mode. After its own slave address and the write bit have been received, the Two-wire Serial Interface Interrupt Flag is set and a valid status code can be read from TWSR. The status code is used to determine the appropriate software action. The appropriate action to be taken for each status code is detailed in Table 34. The Slave Receiver mode may also be entered if arbitration is lost while the Two-wire Serial Interface is in the Master mode (see states \$68 and \$78).

If the TWEA bit is reset during a transfer, the Two-wire Serial Interface will return a "Not Acknowledge" ("1") to SDA after the next received data byte. While TWEA is Reset, the Two-wire Serial Interface does not respond to its own slave address. However, the Two-wire Serial Bus is still monitored and address recognition may resume at any time by setting TWEA. This implies that the TWEA bit may be used to temporarily isolate the Two-wire Serial Interface from the Two-wire Serial Bus.

In ADC Noise Reduction mode, Power-down mode, and Power-save mode, the clock system to the Two-wire Serial Interface is turned off. If the Slave Receive mode is enabled, the interface can still acknowledge a general call and its own slave address by using the Two-wire Serial Bus clock as a clock source. The part will then wake-up from sleep and the Two-wire Serial Interface will hold the SCL clock wil low during the wake-up and until the TWINT Flag is cleared.

Note that the Two-wire Serial Interface Data Register – TWDR – does not reflect the last byte present on the bus when waking up from these sleep modes.

Assembly code illustrating operation of the Slave Receiver mode is given at the end of the TWI section.



| | T ® |
|--|------------|

| Slave Transmitter Mode | In the Slave Transmitter mode, a number of data bytes are transmitted to a Master Receiver (see Figure 55). The transfer is initialized as in the Slave Receiver mode. When TWAR and TWCR have been initialized, the Two-wire Serial Interface waits until it is addressed by its own slave address (or the general call address if enabled) followed by the Data Direction bit which must be "1" (read) for the Two-wire Serial Interface to operate in the Slave Transmitter mode. After its own slave address and the read bit have been received, the Two-wire Serial Interface Interrupt Flag is set and a valid status code can be read from TWSR. The status code is used to determine the appropriate software action. The appropriate action to be taken for each status code is detailed in Table 35. The slave transmitter mode may also be entered if arbitration is lost while the Two-wire Serial Interface is in the Master mode (see state \$B0). |
|------------------------|---|
| | If the TWEA bit is reset during a transfer, the Two-wire Serial Interface will transmit the last byte of the transfer and enter state \$C0 or state \$C8. the Two-wire Serial Interface is switched to the not addressed Slave mode, and will ignore the Master if it continues the transfer. Thus the Master Receiver receives all "1" as serial data. While TWEA is reset, the Two-wire Serial Interface does not respond to its own slave address. However, the Two-wire Serial Bus is still monitored and address recognition may resume at any time by setting TWEA. This implies that the TWEA bit may be used to temporarily isolate the Two-wire Serial Interface from the Two-wire Serial Bus. |
| | Assembly code illustrating operation of the Slave Receiver mode is given at the end of the TWI section. |
| Miscellaneous States | There are two status codes that do not correspond to a defined Two-wire Serial Inter- face state, see Table 36. |
| | Status \$F8 indicates that no relevant information is available because the Two-wire Serial Interface Interrupt Flag (TWINT) is not set yet. This occurs between other states, and when the Two-wire Serial Interface is not involved in a serial transfer. |
| | Status \$00 indicates that a bus error has occured during a Two-wire Serial Bus transfer. A bus error occurs when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte or an acknowledge bit. When a bus error occurs, TWINT is set. To recover from a bus error, the TWSTO Flag must set and TWINT must be cleared by writing a logic one to it. This causes the Two-wire Serial Interface to enter the not addressed Slave mode and to clear the TWSTO Flag (no other bits in TWCR are affected). The SDA and SCL lines are released and no STOP condition is transmitted. |

| | | Applica | tion Softv | vare Resp | onse | | |
|-------------|---|---|------------------|------------------|------------------|------------------|--|
| Status Code | Status of the Two-wire Serial Bus and Two-wire Serial Inter- | _ // | | To | TWCR | | Next Action Taken by Two-wire Serial Interface Hard- |
| (TWSR) | face Hardware | To/from TWDR | STA | STO | TWINT | TWEA | ware |
| \$08 | A START condition has been transmitted | Load SLA+W | Х | 0 | 1 | х | SLA+W will be transmitted; ACK or NOT ACK will be received |
| \$10 | A repeated START condition has been transmitted | Load SLA+W or Load SLA+R | x x | 0 | 1 1 | x x | SLA+W will be transmitted; ACK or NOT ACK will be received SLA+R will be transmitted; Logic will switch to Master Receiver mode |
| \$18 | SLA+W has been transmitted; ACK has been received | Load data byte or No TWDR action or No TWDR action or No TWDR action | 0 1 0 1 | 0 0 1 1 | 1 1 1 1 | X X X X | Data byte will be transmitted and ACK or NOT ACK will be received Repeated START will be transmitted STOP condition will be transmitted and TWSTO Flag will be Reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset |
| \$20 | SLA+W has been transmitted; NOT ACK has been received | Load data byte or No TWDR action or No TWDR action or No TWDR action | 0 1 0 1 | 0 0 1 1 | 1 1 1 1 | X X X X | Data byte will be transmitted and ACK or NOT ACK will be received Repeated START will be transmitted STOP condition will be transmitted and TWSTO Flag will be Reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be Reset |
| \$28 | Data byte has been transmitted; ACK has been received | Load data byte or No TWDR action or No TWDR action or No TWDR action | 0 1 0 1 | 0 0 1 1 | 1 1 1 | x x x x | Data byte will be transmitted and ACK or NOT ACK will be received Repeated START will be transmitted STOP condition will be transmitted and TWSTO Flag will be Reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be Reset |
| \$30 | Data byte has been transmitted; NOT ACK has been received | Load data byte or No TWDR action or No TWDR action or No TWDR action | 0 1 0 1 | 0 0 1 1 | 1 1 1 | x x x x | Data byte will be transmitted and ACK or NOT ACK will be received Repeated START will be transmitted STOP condition will be transmitted and TWSTO Flag will be Reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be Reset |
| \$38 | Arbitration lost in SLA+W or data bytes | No TWDR action or No TWDR action | 0 | 0 | 1 | X X | Two-wire Serial Bus will be released and not addressed Slave mode entered A START condition will be transmitted when the bus be- comes free |

Table 32. Status Codes for Master Transmitter Mode








Figure 52. Formats and States in the Master Transmitter Mode

cpi

r16, START


; If status different from START go to ERROR


brne ERROR ldi r16, 0xc8 ; Load SLA+W into TWDR Register out TWDR, r16 ldi r16, (1<<TWINT) | (1<<TWEN) TWCR, r16 ; Clear TWINT bit in TWCR to start transmission of out address ; Wait for TWINT Flag set. This indicates that wait2:in r16, TWCR r16, TWINT ; SLA+W has been transmitted, and ACK/NACK has sbrs rjmp wait2 ; been received r16, TWSR ; Check value of TWI Status Register. If status in r16, MT_SLA_ACK; different from MT_SLA_ACK, go to ERROR cpi ERROR brne r16, 0x33 ; Load data (here, data = 0x33) into TWDR Register ldi out TWDR, r16 ldi r16, (1<<TWINT) | (1<<TWEN) TWCR, r16; Clear TWINT bit in TWCR to start transmission of data out wait3:in r16, TWCR; Wait for TWINT flag set. This indicates that r16, TWINT; data has been transmitted, and ACK/NACK has sbrs rimp wait3 ; been received in r16, TWSR; Check value of TWI Status Register. If status r16, MT_DATA_ACK ; different from MT_DATA_ACK, go to ERROR cpi ERROR brne ldi r16, 0x44; Load data (here, data = 0x44) into TWDR Register out TWDR, r16 ldi r16, (1<<TWINT) | (1<<TWEN) TWCR, r16; Clear TWINT bit in TWCR to start transmission of data out ;<send more data bytes if needed> wait4:in r16, TWCR; Wait for TWINT flag set. This indicates that r16, TWINT; data has been transmitted, and ACK/NACK has sbrs rimp wait4 ; been received in r16, TWSR; Check value of TWI Status Register. If status cpi r16, MT_DATA_ACK; different from MT_DATA_ACK, go to ERROR ERROR brne ldi r16, (1<<TWINT) | (1<<TWSTO) | (1<<TWEN) TWCR, r16; Transmit STOP condition out

| mei |
|-------|
| IIIEL |
| R |

| Table 33. | Status | Codes | for | Master | Receiver | Mode |
|-----------|--------|-------|-----|--------|----------|------|
| | | | | | | |

| | | Application Software Response | | | | | |
|-------------|---|-------------------------------|--------|-------|-------|---|--|
| Status Code | Status of the Two-wire Serial Bus and Two-wire Serial Inter- | | | To To | TWCR | | Next Action Taken by Two-wire Serial Interface Hard- |
| (TWSR) | face hardware | To/from TWDR | STA | STO | TWINT | TWEA | ware |
| \$08 | A START condition has been transmitted | Load SLA+R | Х | 0 | 1 | Х | SLA+R will be transmitted ACK or NOT ACK will be received |
| \$10 | A repeated START condition has been transmitted | Load SLA+R or Load SLA+W | X X | 0 | 1 | X X | SLA+R will be transmitted ACK or NOT ACK will be received SLA+W will be transmitted |
| | | LOAD SLATW | ^ | 0 | ' | ^ | Logic will switch to Master Transmitter mode. |
| \$38 | Arbitration lost in SLA+R or NOT ACK bit | No TWDR action or | 0 | 0 | 1 | Х | Two-wire Serial Bus will be released and not addressed Slave mode will be entered |
| | No TWDR actio | 1 | 0 | 1 | Х | A START condition will be transmitted when the bus becomes free | |
| \$40 | SLA+R has been transmitted; ACK has been received | No TWDR action or | 0 | 0 | 1 | 0 | Data byte will be received and NOT ACK will be returned |
| | | No TWDR action | 0 | 0 | 1 | 1 | Data byte will be received and ACK will be returned |
| \$48 | SLA+R has been transmitted; | No TWDR action or | 1 | 0 | 1 | Х | Repeated START will be transmitted |
| | NOT ACK has been received | No TWDR action or | 0 | 1 | 1 | Х | STOP condition will be transmitted and TWSTO Flag will be Reset |
| | | No TWDR action | 1 | 1 | 1 | х | STOP condition followed by a START condition will be transmitted and TWSTO Flag will be Reset |
| \$50 | Data byte has been received; ACK has been returned | Read data byte or | 0 | 0 | 1 | 0 | Data byte will be received and NOT ACK will be returned |
| | | Read data byte | 0 | 0 | 1 | 1 | Data byte will be received and ACK will be returned |
| \$58 | Data byte has been received; | Read data byte or | 1 | 0 | 1 | Х | Repeated START will be transmitted |
| | NOT ACK has been returned | Read data byte or | 0 | 1 | 1 | Х | STOP condition will be transmitted and TWSTO Flag will be Reset |
| | | Read data byte | 1 | 1 | 1 | х | STOP condition followed by a START condition will be transmitted and TWSTO Flag will be Reset |





;Part specific include file and TWI include file must be included. ; <Initialize registers TWAR and TWBR> ldi r16, (1<<TWINT) | (1<<TWSTA) | (1<<TWEN) TWCR, r16 ;Send START condition out wait5:in r16,TWCR ; Wait for TWINT flag set. This indicates that r16, TWINT ; the START condition has been transmitted sbrs rjmp wait5 in r16, TWSR ; Check value of TWI Status Register. If status r16, START ; different from START, go to ERROR cpi brne ERROR ldi r16, 0xc9 ; Load SLA+R into TWDR Register TWDR, r16 out. r16, (1<<TWINT) | (1<<TWEN) 1di TWCR, r16 ; Clear TWINT bit in TWCR to start transmission of out ; SLA+R wait6:in r16,TWCR ; Wait for TWINT flag set. This indicates that ; SLA+R has been transmitted, and ACK/NACK has sbrs r16, TWINT wait6 ; been received rjmp in r16, TWSR ; Check value of TWI Status Register. If status r16, MR_SLA_ACK; different from MR_SLA_ACK, go to ERROR cpi ERROR brne r16, (1<<TWINT) | (1<<TWEA) | (1<<TWEN) ldi TWCR, r16 ; Clear TWINT bit in TWCR to start reception of out ; data. ; Setting TWEA causes ACK to be returned after ; reception of data byte wait7:in r16,TWCR ; Wait for TWINT flag set. This indicates that sbrs r16, TWINT ; data has been received and ACK returned wait7 rjmp r16, TWSR ; Check value of TWI Status Register. If status in cpi r16, MR_DATA_ACK ; different from MR_DATA_ACK, go to ERROR ERROR brne r16, TWDR ; Input received data from TWDR. in ;<do something with received data> nop r16, (1<<TWINT) | (1<<TWEA) | (1<<TWEN) ldi TWCR, r16 ; Clear TWINT bit in TWCR to start reception of out ; data. Setting TWEA causes ACK to be returned ; after reception of data byte ;<Receive more data bytes if needed>

;receive next to last data byte.
wait8:in r16,TWCR ; Wait for TWINT flag set. This indicates that



Assembly Code Example –

Master Receiver Mode

| sbrs | r16, TWINT ; data | has been received and ACK returned |
|----------|---|--|
| rjmp | wait8 | |
| | | |
| in | r16, TWSR ; Chec | k value of TWI Status Register. If status |
| cpi | r16, MR_DATA_ACK ; di | fferent from MR_DATA_ACK, go to ERROR |
| brne | ERROR | |
| | | |
| in | | t received data from TWDR. |
| nop | | omething with received data> |
| ldi | r16, (1< <twint) (1<<="" td="" =""><td></td></twint)> | |
| out | ; data ; retu ; rece | r TWINT bit in TWCR to start reception of . Not setting TWEA causes NACK to be rned after reception of next data byte ive last data byte. Signal this to slave by rning NACK |
| wait9:in | r16,TWCR ; Wait | for TWINT flag set. This indicates that |
| sbrs | r16, TWINT ; data | has been received and NACK returned |
| rjmp | wait9 | |
| | | |
| in | r16, TWSR ; Chec | k value of TWI Status Register. If status |
| cpi | r16, MR_DATA_NACK ; d | ifferent from MR_DATA_NACK, go to ERROR |
| brne | ERROR | |
| | | |
| in | r16, TWDR ; Inpu | t received data from TWDR. |
| nop | ; <do s<="" td=""><td>omething with received data></td></do> | omething with received data> |
| | | |
| ldi | r16, (1< <twint) (1<<="" td="" =""><td></td></twint)> | |
| out | TWCR, r16 ; Send | STOP signal |

AMEL

| Table 34. | Status | Codes | for | Slave | Receiver | Mode |
|-----------|--------|-------|-----|-------|----------|------|
|-----------|--------|-------|-----|-------|----------|------|

| | Status of the Two wire Ordel D | Applicati | on Softv | vare Res | ponse | | | |
|-------------|---|-------------------------------------|----------|----------|--------|--|---|--|
| Status code | Status of the Two-wire Serial Bus and Two-wire Serial Interface | To/from TWDR | To TWCR | | | | Next Action Taken by Two-wire Serial Interface Hardt- | |
| (TWSR) | hardware | TO/ITOM TWDR | STA | STO | TWINT | TWEA | ware | |
| \$60 | Own SLA+W has been received; ACK has been returned | No TWDR action or | Х | 0 | 1 | 0 | Data byte will be received and NOT ACK will be returned | |
| | | No TWDR action | Х | 0 | 1 | 1 | Data byte will be received and ACK will be returned | |
| \$68 | Arbitration lost in SLA+R/W as master; own SLA+W has been received; ACK has been returned | No TWDR action or No TWDR action | x x | 0 | 1 1 | 0 | Data byte will be received and NOT ACK will be returned Data byte will be received and ACK will be returned | |
| \$70 | General call address has been | No TWDR action or | X | 0 | 1 | 0 | Data byte will be received and NOT ACK will be | |
| ψi o | received; ACK has been returned | No TWDR action | x | 0 | 1 | 1 | returned Data byte will be received and ACK will be returned | |
| \$78 | Arbitration lost in SLA+R/W as | No TWDR action or | Х | 0 | 1 | 0 | Data byte will be received and NOT ACK will be | |
| | master; General call address has been received; ACK has been returned | No TWDR action | Х | 0 | 1 | 1 | returned Data byte will be received and ACK will be returned | |
| \$80 | Previously addressed with own SLA+W; data has been received; | Read data byte or | Х | 0 | 1 | 0 | Data byte will be received and NOT ACK will be returned | |
| | ACK has been returned | Read data byte | Х | 0 | 1 | 1 | Data byte will be received and ACK will be returned | |
| \$88 | Previously addressed with own SLA+W; data has been received; | Read data byte or | 0 | 0 | 1 | 0 | Switched to the not addressed Slave mode; no recognition of own SLA or GCA | |
| | NOT ACK has been returned | Read data byte or | 0 | 0 | 1 | 1 | Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1" | |
| | Read data byte or | 1 | 0 | 1 | 0 | Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free | | |
| | | Read data byte | 1 | 0 | 1 | 1 | Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free | |
| \$90 | Previously addressed with | Read data byte or | Х | 0 | 1 | 0 | Data byte will be received and NOT ACK will be | |
| | general call; data has been re- ceived; ACK has been returned | Read data byte | х | 0 | 1 | 1 | returned Data byte will be received and ACK will be returned | |
| \$98 | Previously addressed with | Read data byte or | 0 | 0 | 1 | 0 | Switched to the not addressed Slave mode; | |
| | general call; data has been received; NOT ACK has been returned | Read data byte or | 0 | 0 | 1 | 1 | no recognition of own SLA or GCA Switched to the not addressed Slave mode; own SLA will be recognized; | |
| | | Read data byte or | 1 | 0 | 1 | 0 | GCA will be recognized if TWGCE = "1" Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free | |
| | | Read data byte | 1 | 0 | 1 | 1 | Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free | |
| \$A0 | A STOP condition or repeated | Read data byte or | 0 | 0 | 1 | 0 | Switched to the not addressed Slave mode; | |
| | START condition has been received while still addressed as slave | Read data byte or | 0 | 0 | 1 | 1 | no recognition of own SLA or GCA Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1" | |
| | | Read data byte or | 1 | 0 | 1 | 0 | Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free | |
| | | | 1 | 0 | 1 | 1 | Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free | |





| | Figure 54. Format | s and | States i | n the S | Slave R | eceiver Mode | 9 | | | |
|-------------------------|--|-----------------|---|---------|--|--|---------------------------------|---------------------------|--------------------------|--------|
| | Reception of the Own Slave Address and One or | S | SLA | W | A | DATA | A | DATA | A | P or S |
| | More Data Bytes. All are Acknowledged | | | • | | | | | | |
| | | | | | \$60 | | \$80 | | \$80 | \$A0 |
| | Last Data Byte Received | | | | | | | | Ā | P or S |
| | is not Acknowledged | | | | | | | | | FUIS |
| | | | | | | | | | (\$88) | |
| | Arbitration Lost as Master | | | | A | | | | \bigcirc | |
| | and Addressed as Slave | | | | | | | | | |
| | | | | | (\$68) | | | | | |
| | Reception of the General Ca | | | | | | | | | |
| | Address and One or More D Bytes | | Genera | al Call | A | DATA | A | DATA | A | P or S |
| | | | | | (\$70) | | (\$90) | | (\$90) | (\$A0) |
| | | | | | \$70 | | (290) | | \$90 | (\$AU) |
| | Last Data Byte Received is not Acknowledged | | | | | | | | A | P or S |
| | | | | | | | | | | |
| | | | | | ↓ | | | | (\$98) | |
| | Arbitration Lost as Master an Addressed as Slave by Gen | nd eral Call | | | A | | | | | |
| | | | | | | | | | | |
| | | | | | \$78 | | | | | |
| | | | | | | | | | | |
| | | | | | | Any Numb | er of Data Byte | s | | |
| | From Master | to Slave | | DAT | Ά | | ssociated Ack | | its | |
| | From Slave t | o Master | | | (n) | This Numb to a Define | er (Contained d State of the | in TWSR) (Two-wire Se | Corresponds erial Bus | 5 |
| | | | | | \bigcirc | | | | | |
| Assembly Code Example – | ;Part specific | inclu | ude file | e and " | TWI inc | lude file mu | st be i | nclude | d. | |
| Slave Receiver Mode | ; <initialize< th=""><th>regist</th><th>ters TWA</th><th>AR and</th><th>TWBR></th><th></th><th></th><th></th><th></th><th></th></initialize<> | regist | ters TWA | AR and | TWBR> | | | | | |
| | 1.4.5 | 16 (| 1 mu t Ni | | ז איז איז איז איז איז איז א |) / 1 < - THEN | r.) | | | |
| | | WCR, : | | | |) (1< <twen I in Slave R</twen | | Mode | | |
| | | , | | | | | | | | |
| | ; <receive sta<="" th=""><th>RT coi</th><th>ndition</th><th>and SI</th><th>LA+W></th><th></th><th></th><th></th><th></th><th></th></receive> | RT coi | ndition | and SI | LA+W> | | | | | |
| | | | | | | | | | | |
| | wait10:in sbrs | r16,5 | TWCR TWINT | | | TWINT flag s lowed by SLA | | | | |
| | rjmp | wait: | | , 51 | AKI IOI | TOWED DY SUA | | Deen I | ecerve | u |
| | 5 1 | | | | | | | | | |
| | in | r16, | TWSR | ; Ch | eck val | ue of TWI St | atus Re | gister | . If s | status |
| | cpi | | | _ACK ; | differ | ent from SR_ | SLA_ACK | , go t | o ERRC | R |
| | brne | ERROI | R | | | | | | | |
| | ldi | r16, | (1< <tw)< th=""><th>ent) </th><th>(1<<tw< th=""><th>EA) (1<<tw< th=""><th>EN)</th><th></th><th></th><th></th></tw<></th></tw<></th></tw)<> | ent) | (1< <tw< th=""><th>EA) (1<<tw< th=""><th>EN)</th><th></th><th></th><th></th></tw<></th></tw<> | EA) (1< <tw< th=""><th>EN)</th><th></th><th></th><th></th></tw<> | EN) | | | |
| | out | | , r16 | | | NT bit in TW | | tart r | ecepti | ion of |
| | | | | ; fi | rst dat | a byte. Sett | ing TWE | A indi | cates | that |

| | | ; ACK should be returned after receiving first ; data byte |
|--|---|--|
| wait12:in | r16,TWCR | ; Wait for TWINT flag set. This indicates that |
| sbrs | r16, TWINT | ; data has been received and ACK returned |
| rjmp | wait12 | |
| | | |
| in | r16, TWSR | ; Check value of TWI Status Register. If status |
| cpi | r16, SR_DATA_AC | K ; different from SR_DATA_ACK, go to ERROR |
| brne | ERROR | |
| | | |
| in | r16, TWDR | ; Input received data from TWDR. |
| nop | | ; <do data="" received="" something="" with=""></do> |
| ldi | r16, (1< <twint)< td=""><td>(1<<twen)< td=""></twen)<></td></twint)<> | (1< <twen)< td=""></twen)<> |
| out | TWCR, r16 | ; Clear TWINT bit in TWCR to start reception of ; data. Not setting TWEA causes NACK to be ; returned after reception of next data byte |
| wait13:in | r16,TWCR | ; Wait for TWINT flag set. This indicates that |
| sbrs | r16, TWINT | ; data has been received and NACK returned |
| rjmp | wait13 | |
| | | |
| in | r16, TWSR | ; Check value of TWI Status Register. If status |
| cpi | r16, SR_DATA_NA | CK ; different from SR_DATA_NACK, go to ERROR |
| brne | ERROR | |
| | | |
| in | r16, TWDR | ; Input received data from TWDR. |
| nop | | ; <do data="" received="" something="" with=""></do> |
| ldi | r16, (1< <twint)< td=""><td> (1<<twea) (1<<twen)<="" td="" =""></twea)></td></twint)<> | (1< <twea) (1<<twen)<="" td="" =""></twea)> |
| out | TWCR, r16 | ; Clear TWINT bit in TWCR to start reception of ; data. Setting TWEA causes TWI unit to enter ; not addressed slave mode with reckognition of ; own SLA |
| ; <wait for<="" td=""><td>next data trans</td><td>mission or do something else></td></wait> | next data trans | mission or do something else> |




| mei |
|-------|
| IIIEL |
| |

| Table 35. | Status | Codes | for | Slave | Transmitter | Mode |
|-----------|--------|-------|-----|-------|-------------|------|
|-----------|--------|-------|-----|-------|-------------|------|

| | | Applicat | ion Softv | vare Res | ponse | | |
|-------------|---|---|-------------|-------------|------------------|------------------|--|
| Status Code | Status of the Two-wire Serial Bus and Two-wire Serial Interface | | To TV | /CR | | | Next Action Taken by Two-wire Serial Interface Hard- |
| (TWSR) | hardware | To/from TWDR | STA | STO | TWINT | TWEA | ware |
| \$A8 | Own SLA+R has been received; ACK has been returned | Load data byte or Load data byte | x x | 0 0 | 1 1 | 0 1 | Last data byte will be transmitted and NOT ACK should be received Data byte will be transmitted and ACK should be re- ceived |
| \$B0 | Arbitration lost in SLA+R/W as master; own SLA+R has been received; ACK has been returned | Load data byte or Load data byte | x x | 0 | 1 | 0 | Last data byte will be transmitted and NOT ACK should be received Data byte will be transmitted and ACK should be re- ceived |
| \$B8 | Data byte in TWDR has been transmitted; ACK has been received | Load data byte or Load data byte | x x | 0 0 | 1 1 | 0 1 | Last data byte will be transmitted and NOT ACK should be received Data byte will be transmitted and ACK should be re- ceived |
| \$C0 | Data byte in TWDR has been transmitted; NOT ACK has been received | No TWDR action or No TWDR action or No TWDR action or No TWDR action | 0 0 1 1 | 0 0 0 | 1 1 1 1 | 0 1 0 1 | Switched to the not addressed Slave mode; no recognition of own SLA or GCA Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1" Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free |
| \$C8 | Last data byte in TWDR has been transmitted (TWEA = "0"); ACK has been received | No TWDR action or No TWDR action or No TWDR action or No TWDR action | 0 0 1 | 0 0 0 | 1 1 1 1 | 0 1 0 1 | Switched to the not addressed Slave mode; no recognition of own SLA or GCA Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1" Switched to the not addressed slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized; a START condition will be transmitted when the bus becomes free |

Figure 55. Formats and States in the Slave Transmitter Mode



Assembly Code Example – ; Part specific include file and TWI include file must be included. **Slave Transmitter Mode** ; <Initialize registers, including TWAR, TWBR and TWCR> ldi r16, (1<<TWINT) | (1<<TWEA) | (1<<TWEN) out TWCR, r16 ; Enable TWI in Slave Transmitter Mode ; <Receive START condition and SLA+R> wait14:in r16,TWCR ; Wait for TWINT flag set. This indicates that sbrs r16, TWINT ; SLA+R has been received, and ACK/NACK has rjmp wait14 ; been returned r16, TWSR ; Check value of TWI Status Register. If status in r16, ST_SLA_ACK; different from ST_SLA_ACK, go to ERROR cpi brne ERROR ldi r16, 0x33 ; Load data (here, data = 0x33) into TWDR Register out TWDR, r16 r16, (1<<TWINT) | (1<<TWEA) | (1<<TWEN) ldi out TWCR, r16 ; Clear TWINT bit in TWCR to start transmission of ; data. Setting TWEA indicates that ACK should be ; received when transfer finished ; <Send more data bytes if needed> wait15: in r16,TWCR ; Wait for TWINT flag set. This indicates that r16, TWINT ; data has been transmitted, and ACK/NACK has sbrs wait15 ; been received rjmp in r16, TWSR ; Check value of TWI Status Register. If status r16, ST_DATA_ACK ; different from ST_DATA_ACK, go to ERROR cpi brne ERROR ldi r16, 0x44 ; Load data (here, data = 0x44) into TWDR Register TWDR, r16 out ldi r16, (1<<TWINT) | (1<<TWEA) | (1<<TWEN) TWCR, r16 ; Clear TWINT bit in TWCR to start transmission of out ; data. Setting TWEA indicates that ACK should be ; received when transfer finished wait16:in r16.TWCR ; Wait for TWINT flag set. This indicates that sbrs r16, TWINT ; data has been transmitted, and ACK/NACK has wait16 ; been received rjmp in r16, TWSR ; Check value of TWI Status Register. If status r16, ST_DATA_ACK ; different from ST_DATA_ACK, go to ERROR cpi brne ERROR ldi r16, 0x55 ; Load data (here, data = 0x55) into TWDR Register out TWDR, r16 1di r16, (1<<TWINT) | (1<<TWEN) TWCR, r16 ; Clear TWINT bit in TWCR to start transmission of out ; data. Not setting TWEA indicates that NACK should





| ; be received after data byte Master signalling en | ıd |
|---|----|
| ; of transmission) | |
| wait17:in r16,TWCR ; Wait for TWINT flag set. This indicates that | |
| sbrs r16, TWINT ; data has been transmitted, and ACK/NACK has | |
| rjmp wait17 ; been received | |
| | |
| in r16, TWSR ; Check value of TWI Status Register. If status | |
| cpi r16, ST_LAST_DATA ; different from ST_LAST_DATA, go to ERROR | |
| brne ERROR | |
| | |
| ldi r16, (1< <twint) (1<<twea)="" (1<<twen)<="" td="" =""><td></td></twint)> | |
| out TWCR, r16 ; Continue address reckognition in Slave | |
| Transmitter mode | |

Table 36. Status Codes for Miscellaneous States

| o | | | Applica | tion Softw | are Resp | onse | | | | |
|-----------------------|---|--|-------------------------------|------------|----------|-----------|---|---|--|--|
| Status Code (TWSR) | Status of the Two-wire Serial Bus and Two-wire Serial Inter- | To/from TWDR | | | To T | TWCR | | Next Action Taken by Two-wire Serial Interface Hard | | |
| , | face hardware | | | STA | STO | TWINT | TWEA | ware | | |
| \$F8 | No relevant state information available; TWINT = "0" | No TWDF | R action | | No TW | CR action | | Wait or proceed current transfer | | |
| \$00 | Bus error due to an illegal START or STOP condition | No TWDR action | | 0 | 1 | 1 | х | Only the internal hardware is affected, no STOP condition is sent on the bus. In all cases, the bus is released and TWSTO is cleared. | | |
| WI Include | e File | ;**** | General | Maste | r stau | s codes | 5 **** | | | |
| | | .equ transm | START itted | | | =\$08 | | ;START has been | | |
| | | .equ transm | .equ REP_START transmitted | | | | | ;Repeated START has been | | |
| | | ;**** | Master | Transm | itter | staus c | codes * | **** | | |
| | | .equ MT_SLA .equ MT_SLA .equ MT_DATA .equ MT_DATA received | | _ACK | =\$18 | 3 ;SI | LA+W ha | as been tramsmitted and ACK received has been tramsmitted and NACK receive rte has been tramsmitted and ACK ed | | |
| | | | | _NACK | =\$20 |) ;SI | LA+W ha | | | |
| | | | | A_ACK | =\$28 | | ata byt eceived | | | |
| | | | | A_NACK | =\$30 |) ;Da | ata byt | e has been tramsmitted and NACK | | |
| | | .equ | MT_ARB | _LOST | =\$38 | 3 ;A1 | rbitrat | tration lost in SLA+W or data bytes | | |
| | | ; * * * * * | Master | Receiv | er sta | us code | es **** | * | | |
| | | .equ | MR_ARB | _LOST | =\$38 | 3 ;Ar | rbitrat | ion lost in SLA+R or NACK bit | | |
| | | .equ | MR_SLA | _ACK | =\$40 |) ;SI | LA+R ha | s been tramsmitted and ACK received | | |
| | | .equ MR_SLA .equ MR_DATA .equ MR_DATA ;***** Slave T .equ ST_SLA | | _NACK | =\$48 | 3 ;SI | ;SLA+R has been tramsmitted and NACK re | | | |
| | | | | A_ACK | =\$50 |) ;Da | ata byt | e has been received and ACK returned | | |
| | | | | A_NACK | =\$58 | | ata byt ramsmi | e has been received and NACK tted | | |
| | | | | Fransmi | tter s | taus co | odes ** | * * * | | |
| | | | | _ACK | =\$A8 | 3 ; Ov | ;Own SLA+R has been received and ACK return | | | |
| | | .equ | ST_ARB | _LOST_S | SLA_ACI | | | tion lost in SLA+R/W as Master. Own as been received and ACK returned | | |
| | | .equ | u ST_DATA_ACK | | | | ata byt | e has been tramsmitted and ACK | | |

;received

| .equ | ST_DATA_NACK | =\$C0 | ;Data byte has been tramsmitted and NACK ;received |
|-------------|----------------|-----------|--|
| .equ | ST_LAST_DATA | =\$C8 | ;Last byte in I2DR has been transmitted (TWEA = ;'0'), ACK has been received |
| ; * * * * * | Slave Receiver | staus c | odes **** |
| .equ | SR_SLA_ACK | =\$60 | ;SLA+R has been received and ACK returned |
| .equ | SR_ARB_LOST_SI | LA_ACK=\$ | 68;Arbitration lost in SLA+R/W as Master. Own ;SLA+R has been received and ACK returned |
| .equ | SR_GCALL_ACK | =\$70 | ;Generall call has been received and ACK ;returned |
| .equ | SR_ARB_LOST_G | CALL_ACK | =\$78;Arbitration lost in SLA+R/W as Master. ;General Call has been received and ACK ;returned |
| .equ | SR_DATA_ACK | =\$80 | ;Previously addressed with own SLA+W. Data byte ;has been received and ACK returned |
| .equ | SR_DATA_NACK | =\$88 | ;Previously addressed with own SLA+W. Data byte ;has been received and NACK returned |
| .equ | SR_GCALL_DATA_ | _ACK=\$90 | Previously addressed with General Call.Data ;byte has been received and ACK returned |
| .equ | SR_GCALL_DATA_ | _NACK=\$9 | 8;Previously addressed with General Call. Data ;byte has been received and NACK returned |
| .equ | SR_STOP | =\$A0 | ;A STOP condition or repeated START condition ;has been received while still addressed as a ;slave |
| ;**** | Miscellanous S | tates ** | *** |
| .equ | NO_INFO | =\$F8 | ;No relevant state information; TWINT = '0' |
| .equ | BUS_ERROR | =\$00 | ;Bus error due to illegal START or STOP ;condition |







The Analog Comparator

The Analog Comparator compares the input values on the positive pin PB2 (AIN0) and negative pin PB3 (AIN1). When the voltage on the positive pin PB2 (AIN0) is higher than the voltage on the negative pin PB3 (AIN1), the Analog Comparator Output, ACO, is set (one). The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 56.







The Analog Comparator Control And Status Register – ACSR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
|---------------|-----|------|-----|-----|------|------|-------|-------|------|
| \$08 (\$28) | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACIS0 | ACSR |
| Read/Write | R/W | R/W | R | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | N/A | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – ACD: Analog Comparator Disable

When this bit is set(one), the power to the Analog Comparator is switched off. This bit can be set at any time to turn off the Analog Comparator. This will reduce power consumption in active and Idle mode. When changing the ACD bit, the Analog Comparator Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

• Bit 6 – ACBG: Analog Comparator Bandgap Select

When this bit is set and the BOD is enabled (BODEN Fuse is programmed), a fixed bandgap voltage of nominally 1.22V replaces the positive input to the Analog Comparator. When this bit is cleared, AINO is applied to the positive input of the Analog Comparator.

• Bit 5 – ACO: Analog Comparator Output

ACO is directly connected to the comparator output.

• Bit 4 – ACI: Analog Comparator Interrupt Flag

This bit is set (one) when a comparator output event triggers the Interrupt mode defined by ACIS1 and ACIS0. The Analog Comparator Interrupt routine is executed if the ACIE bit is set (one) and the I-bit in SREG is set (one). ACI is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ACI is cleared by writing a logic one to the flag.

• Bit 3 – ACIE: Analog Comparator Interrupt Enable

When the ACIE bit is set (one) and the I-bit in the Status Register is set (one), the Analog Comparator interrupt is activated. When cleared (zero), the interrupt is disabled.

• Bit 2 – ACIC: Analog Comparator Input Capture Enable

When set (one), this bit enables the Input Capture function in Timer/Counter1 to be triggered by the Analog Comparator. The comparator output is in this case directly connected to the Input Capture front-end logic, making the comparator utilize the noise canceler and edge select features of the Timer/Counter1 Input Capture interrupt. When cleared (zero), no connection between the Analog Comparator and the Input Capture function is given. To make the comparator trigger the Timer/Counter1 Input Capture interrupt, the TICIE1 bit in the Timer Interrupt Mask Register (TIMSK) must be set (one).

• Bits 1, 0 – ACIS1, ACIS0: Analog Comparator Interrupt Mode Select

These bits determine which comparator events that trigger the Analog Comparator interrupt. The different settings are shown in Table 37.

| ACIS1 | ACIS0 | Interrupt Mode |
|-------|-------|---|
| 0 | 0 | Comparator Interrupt on Output Toggle |
| 0 | 1 | Reserved |
| 1 | 0 | Comparator Interrupt on Falling Output Edge |
| 1 | 1 | Comparator Interrupt on Rising Output Edge |

Table 37. ACIS1/ACIS0 Settings

When changing the ACIS1/ACIS0 bits, The Analog Comparator Interrupt must be disabled by clearing its Interrupt Enable bit in the ACSR Register. Otherwise an interrupt can occur when the bits are changed.





Analog Comparator Multiplexed Input

It is possible to select any of the PA7..0 (ADC7..0) pins to replace the negative input to the Analog Comparator. The ADC multiplexer is used to select this input, and consequently, the ADC must be switched off to utilize this feature. If the Analog Comparator Multiplexer Enable bit (ACME in SFIOR) is set (one) and the ADC is switched off (ADEN in ADCSR is zero), MUX2..0 in ADMUX select the input pin to replace the negative input to the Analog Comparator, as shown in Table 38. If ACME is cleared (zero) or ADEN is set (one), PB3 (AIN1) is applied to the negative input to the Analog Comparator.

| ACME | ADEN | MUX20 | Analog Comparator Negative Input |
|------|------|-------|----------------------------------|
| 0 | x | xxx | AIN1 |
| 1 | 1 | ххх | AIN1 |
| 1 | 0 | 000 | ADC0 |
| 1 | 0 | 001 | ADC1 |
| 1 | 0 | 010 | ADC2 |
| 1 | 0 | 011 | ADC3 |
| 1 | 0 | 100 | ADC4 |
| 1 | 0 | 101 | ADC5 |
| 1 | 0 | 110 | ADC6 |
| 1 | 0 | 111 | ADC7 |

Table 38. Analog Comparator Multiplexed Input

Analog to Digital Converter

Feature List

- 10-bit Resolution
- 0.5 LSB Integral Non-linearity
- ±2 LSB Absolute Accuracy
- 65 260 µs Conversion Time
- Up to 15 kSPS at Maximum Resolution
- Up to 76 kSPS at 8-bit Resolution
- Eight Multiplexed Single Ended Input Channels
- Optional Left Adjustment for ADC Result Readout
- 0 V_{CC} ADC Input Voltage Range
- Selectable 2.56V ADC Reference Voltage
- Free Run or Single Conversion Mode
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceler

The ATmega163 features a 10-bit successive approximation ADC. The ADC is connected to an 8-channel Analog Multiplexer which allows each pin of Port A to be used as input for the ADC.

The ADC contains a Sample and Hold Amplifier which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 57.


The ADC has two separate analog supply voltage pins, AVCC and AGND. AGND must be connected to GND, and the voltage on AVCC must not differ more than ±0.3V from V_{CC} . See the paragraph ADC Noise Canceling Techniques on how to connect these pins.

Internal reference voltages of nominally 2.56V or AVCC are provided On-chip. The 2.56V reference may be externally decoupled at the AREF pin by a capacitor for better noise perfomance. See "Internal Voltage Reference" on page 29 for a description of the internal voltage reference.





Figure 57. Analog to Digital Converter Block Schematic



Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents AGND and the maximum value represents the voltage on the AREF pin minus 1 LSB. Optionally, AVCC or an internal 2.56V reference voltage may be connected to the AREF pin by writing to the REFSn bits in the ADMUX Register. The internal voltage reference may thus be decoupled by an external capacitor at the AREF pin to improve noise immunity.

The analog input channel is selected by writing to the MUX bits in ADMUX. Any of the eight ADC input pins ADC7..0, as well as AGND and a fixed bandgap voltage reference of nominally 1.22V (V_{BG}), can be selected as single ended inputs to the ADC.

The ADC can operate in two modes – Single Conversion and Free Running mode. In Single Conversion mode, each conversion will have to be initiated by the user. In Free Running mode, the ADC is constantly sampling and updating the ADC Data Register. The ADFR bit in ADCSR selects between the two available modes.

The ADC is enabled by setting the ADC Enable bit, ADEN in ADCSR. Voltage reference and input channel selections will not go into effect until ADEN is set. The ADC does not

consume power when ADEN is cleared, so it is recommended to switch off the ADC before entering power saving sleep modes.

A conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC. This bit stays high as long as the conversion is in progress and will be set to zero by hardware when the conversion is completed. If a different data channel is selected while a conversion is in progress, the ADC will finish the current conversion before performing the channel change.


The ADC generates a 10-bit result, which are presented in the ADC Data Registers, ADCH and ADCL. By default, the result is presented right adjusted, but can optionally be presented left adjusted by setting the ADLAR bit in ADMUX.

If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the Data Registers belongs to the same conversion. Once ADCL is read, ADC access to Data Registers is blocked. This means that if ADCL has been read, and a conversion completes before ADCH is read, neither register is updated and the result from the conversion is lost. When ADCH is read, ADC access to the ADCH and ADCL Registers is re-enabled.

The ADC has its own interrupt which can be triggered when a conversion completes. When ADC access to the Data Registers is prohibited between reading of ADCH and ADCL, the interrupt will trigger even if the result is lost.

Prescaling and Conversion Timing

Figure 58. ADC Prescaler



The successive approximation circuitry requires an input clock frequency between 50 kHz and 200 kHz to achieve maximum resolution. If a lower resolution than 10 bits is required, the input clock frequency to the ADC can be higher than 200 kHz to achieve a higher sampling rate. See "ADC Characteristics" on page 114 for more details. The ADC module contains a prescaler, which divides the system clock to an acceptable ADC clock frequency.

The ADPS bits in ADCSR are used to generate a proper ADC clock input frequency from any XTAL frequency above 100 kHz. The prescaler starts counting from the moment the ADC is switched on by setting the ADEN bit in ADCSR. The prescaler keeps running for as long as the ADEN bit is set, and is continuously reset when ADEN is low.





When initiating a conversion by setting the ADSC bit in ADCSR, the conversion starts at the following rising edge of the ADC clock cycle.

A normal conversion takes 13 ADC clock cycles. In certain situations, the ADC needs more clock cycles to initialization and minimize offset errors. Extended conversions take 25 ADC clock cycles and occur as the first conversion after the ADC is switched on (ADEN in ADCSR is set). Additionally, when changing voltage reference, the user may improve accuracy by disregarding the first conversion result after the reference or MUX setting was changed.

The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal conversion and 13.5 ADC clock cycles after the start of an extended conversion. When a conversion is complete, the result is written to the ADC Data Registers, and ADIF is set. In Single Conversion mode, ADSC is cleared simultaneously. The software may then set ADSC again, and a new conversion will be initated on the first rising ADC clock edge. In Free Running mode, a new conversion will be started immediately after the conversion completes, while ADSC remains high. Using Free Running mode and an ADC clock frequency of 200 kHz gives the lowest conversion time with a maximum resolution, 65 μ s, equivalent to 15 kSPS. For a summary of conversion times, see Table 39.






Figure 59. ADC Timing Diagram, Extended Conversion (Single Conversion Mode)










Table 39. ADC Conversion Time

| Condition | Sample & Hold (Cycles from Start of Conversion) | Conversion Time (Cycles) | Conversion Time (μs) |
|---------------------|---|-----------------------------|-------------------------|
| Extended Conversion | 13.5 | 25 | 125 - 500 |
| Normal Conversions | 1.5 | 13 | 65 - 260 |

ADC Noise Canceler Function

The ADC features a Noise Canceler that enables conversion during ADC Noise Reduction mode (see "Sleep Modes" on page 35) to reduce noise induced from the CPU core and other I/O peripherals. If other I/O peripherals must be active during conversion, this mode works equivalently for Idle mode. To make use of this feature, the following procedure should be used:

- Make sure that the ADC is enabled and is not busy converting. Single Conversion Mode must be selected and the ADC conversion complete interrupt must be enabled.
 - ADEN = 1
 - ADSC = 0
 - ADFR = 0
 - ADIE = 1
- 2. Enter ADC Noise Reduction mode (or Idle mode). The ADC will start a conversion once the CPU has been halted.
- 3. If no other interrupts occur before the ADC conversion completes, the ADC interrupt will wake up the CPU and execute the ADC Conversion Complete interrupt routine.





The ADC Multiplexer Selection Register – ADMUX

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|-------|-------|-------|------|------|------|------|------|-------|
| \$07 (\$27) | REFS1 | REFS0 | ADLAR | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | ADMUX |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | • |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7, 6 - REFS1..0: Reference Selection Bits

These bits select the voltage reference for the ADC, as shown in Table 17. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSR is set). The user should disregard the first conversion result after changing these bits to obtain maximum accuracy. The internal voltage reference options may not be used if an external reference voltage is being applied to the AREF pin.

Table 40. Voltage Reference Selections for ADC

| REFS1 | REFS0 | Voltage Reference Selection |
|-------|-------|--|
| 0 | 0 | AREF, Internal Vref turned off |
| 0 | 1 | AVCC with external capacitor at AREF pin |
| 1 | 0 | Reserved |
| 1 | 1 | Internal 2.56V Voltage Reference with external capacitor at AREF pin |

• Bit 5 – ADLAR: ADC Left Adjust Result

The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register. If ADLAR is cleared, the result is right adjusted. If ADLAR is set, the result is left adjusted. Changing the ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conversions. For a complete description of this bit, see "The ADC Data Register – ADCL and ADCH" on page 112.

• Bits 4..0 – MUX4..MUX0: Analog Channel and Gain Selection Bits

The value of these bits selects which combination of analog inputs are connected to the ADC. See Table 41 for details. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSR is set).

 Table 41. Input Channel Selections

| MUX40 | Single-ended Input |
|-------|--------------------|
| 00000 | ADC0 |
| 00001 | ADC1 |
| 00010 | ADC2 |
| 00011 | ADC3 |
| 00100 | ADC4 |
| 00101 | ADC5 |
| 00110 | ADC6 |
| 00111 | ADC7 |

| Table 41. | Input Channel Selectio | ns (Continued) |
|-----------|------------------------|----------------|
|-----------|------------------------|----------------|

| MUX40 | Single-ended Input | |
|------------|--------------------------|--|
| 0100011101 | Reserved | |
| 11110 | 1.22V (V _{BG}) | |
| 11111 | 0V (AGND) | |

The ADC Control and Status Register – ADCSR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|------|------|------|------|------|-------|-------|-------|-------|
| \$06 (\$26) | ADEN | ADSC | ADFR | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | ADCSR |
| Read/Write | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

• Bit 7 – ADEN: ADC Enable

Writing a logical "1" to this bit enables the ADC. By clearing this bit to zero, the ADC is turned off. Turning the ADC off while a conversion is in progress, will terminate this conversion.

• Bit 6 – ADSC: ADC Start Conversion

In Single Conversion mode, a logical "1" must be written to this bit to start each conversion. In Free Running mode, a logical "1" must be written to this bit to start the first conversion. The first time ADSC has been written after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled, an extended conversion will precede the initiated conversion. This extended conversion performs initialization of the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete, it returns to zero. When a extended conversion precedes a real conversion, ADSC will stay high until the real conversion completes. Writing a 0 to this bit has no effect.

• Bit 5 – ADFR: ADC Free Running Select

When this bit is set (one) the ADC operates in Free Running mode. In this mode, the ADC samples and updates the Data Registers continuously. Clearing this bit (zero) will terminate Free Running mode.

• Bit 4 – ADIF: ADC Interrupt Flag

This bit is set (one) when an ADC conversion completes and the Data Registers are updated. The ADC Conversion Complete Interrupt is executed if the ADIE bit and the I-bit in SREG are set (one). ADIF is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if doing a Read-Modify-Write on ADCSR, a pending interrupt can be disabled. This also applies if the SBI and CBI instructions are used.

• Bit 3 – ADIE: ADC Interrupt Enable

When this bit is set (one) and the I-bit in SREG is set (one), the ADC Conversion Complete Interrupt is activated.





• Bits 2..0 – ADPS2..0: ADC Prescaler Select Bits

These bits determine the division factor between the XTAL frequency and the input clock to the ADC.

Table 42. ADC Prescaler Selections

| ADPS2 | ADPS1 | ADPS0 | Division Factor |
|-------|-------|-------|-----------------|
| 0 | 0 | 0 | 2 |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 4 |
| 0 | 1 | 1 | 8 |
| 1 | 0 | 0 | 16 |
| 1 | 0 | 1 | 32 |
| 1 | 1 | 0 | 64 |
| 1 | 1 | 1 | 128 |

The ADC Data Register – ADCL and ADCH

ADLAR = 0

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | _ |
|---------------|------|------|------|------|------|------|------|------|------|
| \$05 (\$25) | SIGN | - | - | - | - | - | ADC9 | ADC8 | ADCH |
| \$04 (\$24) | ADC7 | ADC6 | ADC5 | ADC4 | ADC3 | ADC2 | ADC1 | ADC0 | ADCL |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Read/Write | R | R | R | R | R | R | R | R | |
| | R | R | R | R | R | R | R | R | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

ADLAR = 1

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
|---------------|------|------|------|------|------|------|------|------|------|
| \$05 (\$25) | ADC9 | ADC8 | ADC7 | ADC6 | ADC5 | ADC4 | ADC3 | ADC2 | ADCH |
| \$04 (\$24) | ADC1 | ADC0 | - | - | - | - | - | - | ADCL |
| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | • |
| Read/Write | R | R | R | R | R | R | R | R | |
| | R | R | R | R | R | R | R | R | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

When an ADC conversion is complete, the result is found in these two registers.

When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, if the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH.

The ADLAR bit in ADMUX affects the way the result is read from the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the result is right adjusted.

• ADC9..0: ADC Conversion result

These bits represent the result from the conversion. \$000 represents analog ground, and \$3FF represents the selected reference voltage minus one LSB.

Scanning Multiple Channels

Since change of analog channel always is delayed until a conversion is finished, the Free Running mode can be used to scan multiple channels without interrupting the converter. Typically, the ADC Conversion Complete interrupt will be used to perform the channel shift. However, the user should take the following fact into consideration:


The interrupt triggers once the result is ready to be read. In Free Running mode, the next conversion will start immediately when the interrupt triggers. If ADMUX is changed after the interrupt triggers, the next conversion has already started, and the old setting is used.

ADC Noise Canceling Techniques

Digital circuitry inside and outside the ATmega163 generates EMI which might affect the accuracy of analog measurements. If conversion accuracy is critical, the noise level can be reduced by applying the following techniques:

- 1. The analog part of the ATmega163 and all analog components in the application should have a separate analog ground plane on the PCB. This ground plane is connected to the digital ground plane via a single point on the PCB.
- 2. Keep analog signal paths as short as possible. Make sure analog tracks run over the analog ground plane, and keep them well away from high-speed switching digital tracks.
- The AVCC pin on the ATmega163 should be connected to the digital V_{CC} supply voltage via an LC network as shown in Figure 62.
- 4. Use the ADC noise canceler function to reduce induced noise from the CPU.
- 5. If some Port A pins are used as digital outputs, it is essential that these do not switch while a conversion is in progress.

Figure 62. ADC Power Connections







ADC Characteristics

Table 43. ADC Characteristics

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|------------------|----------------------------|--|--------------------------------------|------|--------------------------|-------|
| | Resolution | Single-ended Conversion | | 10 | | Bits |
| | Absolute accuracy | V _{REF} = 4V ADC clock = 200 kHz | | 1 | 2 | LSB |
| | Absolute accuracy | V _{REF} = 4V ADC clock = 1 MHz | | 4 | | LSB |
| | Absolute accuracy | V _{REF} = 4V ADC clock = 2 MHz | | 16 | | LSB |
| | Integral Non-linearity | V _{REF} > 2V | | 0.5 | | LSB |
| | Differential Non-linearity | V _{REF} > 2V | | 0.5 | | LSB |
| | Zero Error (Offset) | V _{REF} > 2V | | 1 | | LSB |
| | Conversion Time | Free Running Conversion | 65 | | 260 | μs |
| | Clock Frequency | | 50 | | 200 | kHz |
| AV _{CC} | Analog Supply Voltage | | V _{CC} - 0.3 ⁽¹⁾ | | $V_{\rm CC} + 0.3^{(2)}$ | V |
| V _{REF} | Reference Voltage | | 2 V | | AV _{CC} | V |
| VINT | Internal Voltage Reference | | 2.35 | 2.56 | 2.77 | V |
| V _{BG} | Bandgap Voltage Reference | | 1.12 | 1.22 | 1.32 | V |
| R _{REF} | Reference Input Resistance | | 6 | 10 | 13 | kΩ |
| V _{IN} | Input Voltage | | AGND | | AREF | V |
| R _{AIN} | Analog Input Resistance | | | 100 | | MΩ |

Notes: 1. Minimum for AVCC is 2.7V.

2. Maximum for AVCC is 5.5V.

| I/O Ports | I/O ports. The tionally chan same applied | II AVR ports have true Read-Modify-Write functionality when used as general digital O ports. This means that the direction of one port pin can be changed without uninten- onally changing the direction of any other pin with the SBI and CBI instructions. The ame applies for changing drive value (if configured as output) or enabling/disabling of ull-up resistors (if configured as input). | | | | | | | | |
|--|--|---|------------------------------------|---------------------------------------|---------------------------------|----------------------------------|-----------------------------------|------------------------|-------------------------|-----------------------|
| Port A | Port A is an | Port A is an 8-bit bi-directional I/O port with internal pull-ups. | | | | | | | | |
| | Three I/O memory address locations are allocated for Port A, one each for Register – PORTA, \$1B(\$3B), Data Direction Register – DDRA, \$1A(\$3A) and A Input Pins – PINA, \$19(\$39). The Port A Input Pins address is read only, v Data Register and the Data Direction Register are read/write. | | | | | | | | | the Port |
| | All port pins can sink 20 inputs and a tors are acti | mA and are exter | thus driv | ve LED d | isplays o | lirectly. V | Vhen pin | s PA0 to | PA7 are | used as |
| | Port A has configured progress. T | as outpi | uts, it is | essentia | I that the | ese do n | ot switch | | | |
| | During Pow allows anal causing exc | og signa | als that a | are close | to V _{CC} /2 | | | | | |
| The Port A Data Register – PORTA | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | · |
| | \$1B (\$3B) Read/Write Initial Value | PORTA7 R/W 0 | PORTA6 R/W 0 | PORTA5 R/W 0 | PORTA4 R/W 0 | PORTA3 R/W 0 | PORTA2 R/W 0 | PORTA1 R/W 0 | PORTA0 R/W 0 | PORTA |
| The Port A Data Direction Register – DDRA | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | \$1A (\$3A) Read/Write Initial Value | DDA7 R/W 0 | DDA6 R/W 0 | DDA5 R/W 0 | DDA4 R/W 0 | DDA3 R/W 0 | DDA2 R/W 0 | DDA1 R/W 0 | DDA0 R/W 0 | DDRA |
| The Port A Input Pins Address – PINA | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | \$19 (\$39) | PINA7 | PINA6 | PINA5 | PINA4 | PINA3 | PINA2 | PINA1 | PINA0 | PINA |
| | Read/Write | R N/A | R N/A | R N/A | R N/A | R N/A | R N/A | R N/A | R N/A | |
| | The Port A access to t Data Latch read. | Input P he phys | ins Add ical valu | ress – P ie on ea | INA – is ch Port / | not a re A pin. W | egister, a hen rea | and this a ding POI | address RTA the | PORTA |
| PORT A as General Digital I/O | All 8 bits in | PORT A | are equ | ial when | used as | digital I/0 | O pins. | | | |
| | PAn, Gener pin, if DDAr PAn is confi input pin, th | ral I/O p n is set (igured a | in: The I one), PA s an inpu | DDAn bit An is con ut pin. If I | in the D figured a PORTAn | DRA Re as an out is set (o | egister se put pin. ne) whe | If DDAn n the pin | is cleare configure | d (zero), ed as an |

AMEL

PORTAn has to be cleared (zero), the pin has to be configured as an output pin, or the



PUD bit has to be set. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

| Table 44. | DDAn Effects | on PORTA Pins ⁽¹⁾ |
|-----------|---------------------|------------------------------|
|-----------|---------------------|------------------------------|


| DDAn | PORTAn | PUD | I/O | Pull Up | Comment |
|------|--------|-----|--------|---------|---|
| 0 | 0 | x | Input | No | Tri-state (Hi-Z) |
| 0 | 1 | 1 | Input | No | Tri-state (Hi-Z) |
| 0 | 1 | 0 | Input | Yes | PAn will source current if ext. pulled low. |
| 1 | 0 | x | Output | No | Push-pull Zero Output |
| 1 | 1 | x | Output | No | Push-pull One Output |

Note: 1. n: 7,6...0, pin number.

PORT A Schematics

Note that all port pins are synchronized. The synchronization latches are not shown in the figure.





Port B

Port B is an 8-bit bi-directional I/O port with internal pull-ups.

Three I/O memory address locations are allocated for Port B, one each for the Data Register – PORTB, \$18(\$38), Data Direction Register – DDRB, \$17(\$37) and the Port B Input Pins – PINB, \$16(\$36). The Port B Input Pins address is read only, while the Data Register and the Data Direction Register are read/write.

All port pins have individually selectable pull-up resistors. The Port B output buffers can sink 20 mA and thus drive LED displays directly. When pins PB0 to PB7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

The Port B pins with alternate functions are shown in Table 45.

| Port Pin | Alternate Functions |
|----------|--|
| PB0 | T0 (Timer/Counter0 External Counter Input) |
| PB1 | T1 (Timer/Counter1 External Counter Input) |
| PB2 | AIN0 (Analog Comparator Positive Input) |
| PB3 | AIN1 (Analog Comparator Negative Input) |
| PB4 | SS (SPI Slave Select Input) |
| PB5 | MOSI (SPI Bus Master Output/Slave Input) |
| PB6 | MISO (SPI Bus Master Input/Slave Output) |
| PB7 | SCK (SPI Bus Serial Clock) |

 Table 45.
 Port B Pins Alternate Functions

When the pins are used for the alternate function, the DDRB and PORTB Registers have to be set according to the alternate function description.

| The Port B Data Register – PORTB | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|--|--|--------|--------|--------|--------|--------|--------|--------|--------|-------|
| | \$18 (\$38) | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | PORTB |
| | Read/Write | R/W | R/W | R/W | R/W | R/W | | | | |
| | \$18 (\$38)PORTB7PORTB6PORTB5PORTB4PORTB3PORTB2PORTB1PORTB0PORTB0Read/WriteR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WR/WInitial Value0000000000Bit76543210000\$17 (\$37)DDB7DDB6DDB5DDB4DDB3DDB2DDB1DDB0DDRBRead/WriteR/WR/WR/WR/WR/WR/WR/WR/WR/WInitial Value000000000put Pins AddressBit76543210 | | | | | | | | | |
| The Port B Data Direction | | | | | | | | | | |
| Register – DDRB | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | _ |
| Register - DDRD | \$17 (\$37) | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | DDRB |
| | Read/Write | R/W | |
| | Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| The Port B Input Pins Address | | | | | | | | | | |
| The Port B Input Pins Address – PINB Bit 7 6 5 4 3 2 1 | 0 | - | | | | | | | | |
| | \$16 (\$36) | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | PINB |
| Initial Value 0 0 0 0 0 0 0 0 0 The Port B Data Direction Bit 7 6 5 4 3 2 1 0 0 0 Bit 7 6 5 4 3 2 1 0 <th< th=""><th></th></th<> | | | | | | | | | | |
| | | | | | | | | | | |

The Port B Input Pins Address – PINB – is not a register, and this address enables access to the physical value on each Port B pin. When reading PORTB, the PORTB Data Latch is read, and when reading PINB, the logical values present on the pins are read.





Port B As General Digital I/O

All eight bits in Port B are equal when used as digital I/O pins. PBn, General I/O pin: The DDBn bit in the DDRB Register selects the direction of this pin, if DDBn is set (one), PBn is configured as an output pin. If DDBn is cleared (zero), PBn is configured as an input pin. If PORTBn is set (one) when the pin configured as an input pin, the MOS pull up resistor is activated. To switch the pull up resistor off, the PORTBn has to be cleared (zero), the pin has to be configured as an output pin, or the PUD bit has to be set. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

| DDBn | PORTBn | PUD | I/O | Pull Up | Comment |
|------|--------|-----|--------|---------|---|
| 0 | 0 | х | Input | No | Tri-state (Hi-Z) |
| 0 | 1 | 1 | Input | No | Tri-state (Hi-Z) |
| 0 | 1 | 0 | Input | Yes | PBn will source current if ext. pulled low. |
| 1 | 0 | x | Output | No | Push-pull Zero Output |
| 1 | 1 | х | Output | No | Push-pull One Output |

| Table 46 | DDBn | Effects on | Port B | Pins ⁽¹⁾ |
|----------|-------|------------|--------|---------------------|
| | ווססס | | IUIU | 1 1113 |

Note: 1. n: 7,6...0, pin number.

The alternate pin configuration is as follows:

• SCK – PORTB, Bit 7

SCK: Master Clock output, Slave Clock input pin for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB7. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB7. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB7 bit. See the description of the SPI port for further details.

• MISO – PORTB, Bit 6

MISO: Master Data input, Slave Data output pin for SPI channel. When the SPI is enabled as a Master, this pin is configured as an input regardless of the setting of DDB6. When the SPI is enabled as a Slave, the data direction of this pin is controlled by DDB6. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB6 bit. See the description of the SPI port for further details.

• MOSI – PORTB, Bit 5

MOSI: SPI Master Data output, Slave Data input for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB5. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB5. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB5 bit. See the description of the SPI port for further details.

• SS – PORTB, Bit 4

SS: Slave Port Select input. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB4. As a slave, the SPI is activated when this pin is driven low. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB4. When the pin is forced to be an input, the pull-up can still be controlled by the PORTB4 bit. See the description of the SPI port for further details.

Alternate Functions Of PORTB

• AIN1 – PORTB, Bit 3

AIN1, Analog Comparator Negative input. When configured as an input (DDB3 is cleared (zero)) and with the internal MOS pull up resistor switched off (PB3 is cleared (zero)), this pin also serves as the negative input of the On-chip Analog Comparator. During Power-down mode, the schmitt trigger of the digital input is disconnected. This allows analog signals which are close to $V_{CC}/2$ to be present during Power-down without causing excessive power consumption.

• AIN0 – PORTB, Bit 2

AIN0, Analog Comparator Positive input. When configured as an input (DDB2 is cleared (zero)) and with the internal MOS pull up resistor switched off (PB2 is cleared (zero)), this pin also serves as the positive input of the On-chip Analog Comparator. During Power-down mode, the schmitt trigger of the digital input is disconnected. This allows analog signals which are close to $V_{CC}/2$ to be present during Power-down without causing excessive power consumption.

• T1 – PORTB, Bit 1

T1, Timer/Counter1 Counter Source. See the Timer description for further details.

• T0 – PORTB, Bit 0

T0: Timer/Counter0 Counter Source. See the Timer description for further details.

Port B Schematics Note that all port pins are synchronized. The synchronization latches are not shown in the figures.

Figure 64. PORTB Schematic Diagram (Pins PB0 and PB1)








Figure 65. PORTB Schematic Diagram (Pins PB2 and PB3)





Figure 66. PORTB Schematic Diagram (Pin PB4)







Figure 67. PORTB Schematic Diagram (Pin PB5)











Figure 69. PORTB Schematic Diagram (Pin PB7)



Port C

Port C is an 8-bit bi-directional I/O port with internal pull-ups.

Three I/O memory address locations are allocated for the Port C, one each for the Data Register – PORTC, \$15(\$35), Data Direction Register – DDRC, \$14(\$34) and the Port C Input Pins – PINC, \$13(\$33). The Port C Input Pins address is read only, while the Data Register and the Data Direction Register are read/write.

All port pins have individually selectable pull-up resistors. The PORT C output buffers can sink 20 mA and thus drive LED displays directly. When pins PC0 to PC7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated.

| Port Pin | Alternate Function |
|----------|--|
| PC0 | SCL (Two-wire Serial Bus Clock Line) |
| PC1 | SDA (Two-wire Serial Bus Data Input/Output Line) |
| PC6 | TOSC1 (Timer Oscillator Pin 1) |
| PC7 | TOSC2 (Timer Oscillator Pin 2) |

Table 47. Port C Pins Alternate Functions

| The Port C Data Register – PORTC | Bit 7 6 5 4 3 2 1 0 | | | | | | | | | |
|---|---|--------|--------|--------|--------|--------|--------|--------|--------|-------|
| FORTC | \$15 (\$35) | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | PORTC |
| | Read/Write | R/W | |
| | Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| The Port C Data Direction | | | | | | | | | | |
| Register – DDRC | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Register – DDRC | \$14 (\$34) | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | DDRC |
| | Read/Write | R/W | |
| | Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| The Port C Input Pins Address | | | | | | | | | | |
| The Port C Input Pins Address – PINC Bit 7 6 5 4 3 2 1 | 1 | 0 | - | | | | | | | |
| | \$13 (\$33) | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | PINC |
| | Dirt C Data Direction Bit 7 6 5 4 3 2 1 0 Star - DDRC Bit 7 6 5 4 3 2 1 0 Star - DDRC Bit 7 6 5 4 3 2 1 0 Star - DDRC Bit 7 6 5 4 3 2 1 0 Star - DDRC Bit 7 6 5 4 3 2 1 0 Star - DDRC Bit 7 6 5 4 3 2 1 0 Star - DDRC Bit 7 6 5 4 3 2 1 0 | | | | | | | | | |
| | | | | | | | | | | |

The Port C Input Pins Address – PINC – is not a register, and this address enables access to the physical value on each Port C pin. When reading PORTC, the PORTC Data Latch is read, and when reading PINC, the logical values present on the pins are read.

Port C as General Digital I/O All eight bits in PORT C are equal when used as digital I/O pins.

PCn, General I/O pin: The DDCn bit in the DDRC Register selects the direction of this pin, if DDCn is set (one), PCn is configured as an output pin. If DDCn is cleared (zero), PCn is configured as an input pin. If PORTCn is set (one) when the pin configured as an input pin, the MOS pull up resistor is activated. To switch the pull up resistor off, PORTCn has to be cleared (zero), the pin has to be configured as an output pin, or the PUD bit has to be set. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.





| DDCn | PORTCn | PUD | I/O | Pull Up | Comment |
|------|--------|-----|--------|---------|---|
| 0 | 0 | x | Input | No | Tri-state (Hi-Z) |
| 0 | 1 | 1 | Input | No | Tri-state (Hi-Z) |
| 0 | 1 | 0 | Input | Yes | PCn will source current if ext. pulled low. |
| 1 | 0 | x | Output | No | Push-pull Zero Output |
| 1 | 1 | x | Output | No | Push-pull One Output |

 Table 48.
 DDCn Effects on PORT C Pins⁽¹⁾

Note: 1. n: 7...0, pin number

Alternate Functions of PORTC • TOSC2 – PORTC, Bit 7

TOSC2, Timer Oscillator pin 2: When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter2, pin PC7 is disconnected from the port, and becomes the inverting output of the Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin can not be used as an I/O pin.

• TOSC1 – PORTC, Bit 6

TOSC1, Timer Oscillator pin 1: When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter1, pin PC6 is disconnected from the port, and becomes the input of the inverting Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin can not be used as an I/O pin.

• SDA – PORTC, Bit 1


SDA, Two-wire Serial Bus Data: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PC1 is disconnected from the port and becomes the Serial Data I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to capture spikes shorter than 50 ns on the input signal, and the pin is driven by an open collector driver with slew rate limitation.


• SCL – PORTC, Bit 0

SCL, Two-wire Serial Interface Clock: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PC1 is disconnected from the port and becomes the Serial Clock I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to capture spikes shorter than 50 ns on the input signal.

Port C Schematics

Note that all port pins are synchronized. The synchronization latches are not shown in the figure.





WP: WRITE PORTC WD: WRITE DDRC RL: READ PORTC LATCH RP: READ PORTC PIN RD: READ DDRC PUD: PULL-UP DISABLE n = 0, 1





Figure 71. PORTC Schematic Diagram (Pins PC2 - PC5)







Figure 72. PORTC Schematic Diagram (Pins PC6)











Port D

Port D is an 8 bit bi-directional I/O port with internal pull-up resistors.

Three I/O memory address locations are allocated for Port D, one each for the Data Register – PORTD, \$12(\$32), Data Direction Register – DDRD, \$11(\$31) and the Port D Input Pins – PIND, \$10(\$30). The Port D Input Pins address is read only, while the Data Register and the Data Direction Register are read/write.

The Port D output buffers can sink 20 mA. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. Some Port D pins have alternate functions as shown in Table 49.

| Port Pin | Alternate Function |
|----------|--|
| PD0 | RXD (UART Input Pin) |
| PD1 | TXD (UART Output Pin) |
| PD2 | INT0 (External Interrupt 0 Input) |
| PD3 | INT1 (External Interrupt 1 Input) |
| PD4 | OC1B (Timer/Counter1 Output CompareB Match Output) |
| PD5 | OC1A (Timer/Counter1 Output CompareA Match Output) |
| PD6 | ICP (Timer/Counter1 Input Capture Pin) |
| PD7 | OC2 (Timer/Counter2 Output Compare Match Output) |

Table 49. Port D Pins Alternate Functions

| The Port D Data Register – | | | | | | | | | | |
|-------------------------------|---------------|--------|--------|--------|--------|--------|--------|--------|--------|-------|
| PORTD | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | - |
| | \$12 (\$32) | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | PORTD |
| | Read/Write | R/W | I |
| | Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| The Port D Data Direction | | | | | | | | | | |
| Register – DDRD | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | \$11 (\$31) | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | DDRD |
| | Read/Write | R/W | 1 |
| | Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| The Port D Input Pins Address | | | | | | | | | | |
| – PIND | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | \$10 (\$30) | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | PIND |
| | Read/Write | R | R | R | R | R | R | R | R | 1 |
| | Initial Value | N/A | |
| | | | | _ | | | | | | |

The Port D Input Pins Address – PIND – is not a register, and this address enables access to the physical value on each Port D pin. When reading PORTD, the PORTD Data Latch is read, and when reading PIND, the logical values present on the pins are read.

Port D as General Digital I/O

PDn, General I/O pin: The DDDn bit in the DDRD Register selects the direction of this pin. If DDDn is set (one), PDn is configured as an output pin. If DDDn is cleared (zero), PDn is configured as an input pin. If PDn is set (one) when configured as an input pin the MOS pull up resistor is activated. To switch the pull up resistor off the PDn has to be cleared (zero), the pin has to be configured as an output pin, or the PUD bit has to be set. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

| DDDn | PORTDn | PUD | I/O | Pull Up | Comment |
|------|--------|-----|--------|---------|---|
| 0 | 0 | x | Input | No | Tri-state (Hi-Z) |
| 0 | 1 | 1 | Input | No | Tri-state (Hi-Z) |
| 0 | 1 | 0 | Input | Yes | PDn will source current if ext. pulled low. |
| 1 | 0 | x | Output | No | Push-pull Zero Output |
| 1 | 1 | x | Output | No | Push-pull One Output |

Table 50. DDDn Bits on Port D Pins⁽¹⁾

Note: 1. n: 7,6...0, pin number.

Alternate Functions of PORTD • OC2 – PORTD, Bit 7

OC2, Timer/Counter2 Output Compare Match output: The PD7 pin can serve as an external output for the Timer/Counter2 Output Compare. The pin has to be configured as an output (DDD7 set (one)) to serve this function. See the Timer description on how to enable this function. The OC2 pin is also the output pin for the PWM mode timer function.

• ICP – PORTD, Bit 6

ICP – Input Capture Pin: The PD6 pin can act as an Input Capture pin for Timer/Counter1. The pin has to be configured as an input (DDD6 cleared(zero)) to serve this function. See the timer description on how to enable this function.

• OC1A – PORTD, Bit 5

OC1A, Output Compare Match A output: The PD5 pin can serve as an external output for the Timer/Counter1 Output Compare A. The pin has to be configured as an output (DDD5 set (one)) to serve this function. See the timer description on how to enable this function. The OC1A pin is also the output pin for the PWM mode timer function.

• OC1B – PORTD, Bit 4

OC1B, Output Compare Match B output: The PD4 pin can serve as an external output for the Timer/Counter1 Output Compare B. The pin has to be configured as an output (DDD4 set (one)) to serve this function. See the timer description on how to enable this function. The OC1B pin is also the output pin for the PWM mode timer function.

• INT1 – PORTD, Bit 3

INT1, External Interrupt Source 1: The PD3 pin can serve as an External Interrupt Source to the MCU. See the interrupt description for further details, and how to enable the source.





• INT0 – PORTD, Bit 2

INTO, External Interrupt Source 0: The PD2 pin can serve as an External Interrupt Source to the MCU. See the interrupt description for further details, and how to enable the source.


• TXD – Port D, Bit 1


TXD, Transmit Data (Data output pin for the UART). When the UART Transmitter is enabled, this pin is configured as an output regardless of the value of DDRD1.

• RXD – Port D, Bit 0

RXD, Receive Data (Data input pin for the UART). When the UART Receiver is enabled this pin is configured as an input regardless of the value of DDRD0. When the UART forces this pin to be an input, a logical one in PORTD0 will turn on the internal pull-up.

Port D Schematics Note that all port pins are synchronized. The synchronization latches are not shown in the figures.








Figure 75. PORTD Schematic Diagram (Pin PD1)










Figure 77. PORTD Schematic Diagram (Pins PD4 and PD5)





Figure 78. PORTD Schematic Diagram (Pin PD6)






Figure 79. PORTD Schematic Diagram (Pin PD7)





Memory Programming

Boot Loader Support

The ATmega163 provides a mechanism for Programming and Re-programming code by the MCU itself. This feature allows flexible application software updates, controlled by the MCU using a Flash-resident Boot Loader program. This makes it possible to program the AVR in a target system without access to its SPI pins. The Boot Loader program can use any available data interface and associated protocol, such as UART serial bus interface, to input or output program code, and write (program) that code into the Flash memory, or read the code from the Flash memory.

The ATmega163 Flash memory is organized in two main sections:

- The Application Flash section
- The Boot Loader Flash section

The Application Flash section and the Boot Loader Flash section have seperate Boot Lock bits. Thus the user can select different levels of protection for the two sections. The Store Program Memory (SPM) instruction can only be executed from the Boot Loader Flash section.

The Program Flash memory in ATmega163 is divided into 128 pages of 64 words each. The Boot Loader Flash section is located at the high address space of the Flash, and can be configured through the BOOTSZ Fuses as shown in Table 51.

| E | BOOTSZ1 | BOOTSZ0 | Boot Size | Pages | Application Flash Addresses | Boot Flash Addresses |
|---|---------|---------|---------------|-------|--------------------------------|-------------------------|
| | 1 | 1 | 128 Words | 2 | \$0000 - \$1F7F | \$1F80 - \$1FFF |
| | 1 | 0 | 256 Words | 4 | \$0000 - \$1EFF | \$1F00 - \$1FFF |
| | 0 | 1 | 512 Words | 8 | \$0000 - \$1DFF | \$1E00 - \$1FFF |
| | 0 | 0 | 1024 Words | 16 | \$0000 - \$1BFF | \$1C00 - \$1FFF |

 Table 51.
 Boot Size Configuration





Figure 80. Memory Sections







Entering the Boot Loader Program

The SPM instruction can access the entire Flash, but can only be executed from the Boot Loader Flash section. If no Boot Loader capability is needed, the entire Flash is available for application code. Entering the Boot Loader takes place by a jump or call from the application program. This may be initiated by some trigger such as a command received via UART or SPI interface, for example. Alternatively, the Boot Reset Fuse can be programmed so that the Reset Vector is pointing to the Boot Flash start address after a reset. In this case, the Boot Loader is started after a reset. After the application code is loaded, the program can start executing the application code. Note that the fuses cannot be changed by the MCU itself. This means that once the Boot Reset Fuse is programmed, the Reset Vector will always point to the Boot Loader Reset and the fuse can only be changed through the serial or parallel programming interface.

 Table 52.
 Boot Reset Fuse

| BOOTRST | Reset Address |
|---------|---|
| 1 | Reset Vector = Application Reset (address \$0000) |
| 0 | Reset Vector = Boot Loader Reset (see Table 51) |

Capabilities of the BootThe program code within the Boot Loader section has the capability to read from and
write into the entire Flash, including the Boot Loader memory. This allows the user to
update both the Application code and the Boot Loader code that handles the software
update. The Boot Loader can thus even modify itself, and it can also erase itself from
the code if the feature is not needed anymore.

Self-Programming the Flash is executed one page at a time. The Flash page must be erased first for correct programming. The general Write Lock (Lock bit 2) does not control the programming of the Flash memory by SPM instruction. Similarly, the general Read/Write Lock (Lock bit 1) does not control reading nor writing by LPM/SPM, if it is attempted.

The Program memory can only be updated page by page, not word by word. One page is 128 bytes (64 words). The Program memory will be modified by first performing Page Erase, then filling the temporary page buffer one word at a time using SPM, and then executing Page Write. If only part of the page needs to be changed, the other parts must be stored (for example in internal SRAM) before the erase, and then be rewritten. The temporary page buffer can be accessed in a random sequence. It is essential that the page address used in both the Page Erase and Page Write operation is addressing the same page. See "Assembly code example for a Boot Loader" on page 141 for an assembly code example.

See Table 60 on page 156 for typical programming times when using Self-Programming.

Performing Page Erase by
SPMTo execute Page Erase, set up the address in the Z-pointer, write "00011" to the five
LSB in SPMCR and execute SPM within four clock cycles after writing SPMCR. The
data in R1 and R0 is ignored. The page address must be written to Z13:Z7. Other bits in
the Z-pointer will be ignored during this operation. It is recommended that the interrupts
are disabled during the page erase operation.

Fill the Temporary Buffer (Page Load) To write an instruction word, set up the address in the Z-pointer and data in R1:R0, write "00001" to the five LSB in SPMCR and execute SPM within four clock cycles after writing SPMCR. The content of Z6:Z1 is used to address the data in the temporary buffer. Z13:Z7 must point to the page that is supposed to be written.

136 ATmega163(L)

| Perform a Page Write | To execute Page Write, set up the address in the Z-pointer, write "00101" to the five LSB in SPMCR and execute SPM within four clock cycles after writing SPMCR. The data in R1 and R0 is ignored. The page address must be written to Z13:Z7. During this operation, Z6:Z0 must be zero to ensure that the page is written correctly. It is recommended that the interrupts are disabled during the page write operation. |
|--|--|
| Consideration while Updating the Boot Loader Section | Special care must be taken if the user allows the Boot Loader section to be updated by leaving Boot Lock bit 11 unprogrammed. An accidental write to the Boot Loader itself can corrupt the entire Boot Loader, and further software updates might be impossible. If it is not necessary to change the Boot Loader software itself, it is recommended to program the Boot Lock Bit 11 to protect the Boot Loader software from any internal software changes. |
| Wait for SPM Instruction to Complete | Though the CPU is halted during Page Write, Page Erase or Lock bit write, for future compatibility, the user software must poll for SPM complete by reading the SPMCR Register and loop until the SPMEN bit is cleared after a programming operation. See "Assembly code example for a Boot Loader" on page 141 for a code example. |
| Instruction Word Read after Page Erase, Page Write, and Lock Bit Write | To ensure proper instruction pipelining after programming action (Page Erase, Page Write, or Lock bit write), the SPM instruction must be followed with the sequence (.dw \$FFFF - NOP) as shown below: spm .dw \$FFFF nop If not, the instruction following SPM might fail. It is not necessary to add this sequence when the SPM instruction only loads the temporary buffer. |
| Avoid Reading the Application Section During Self- Programming | During Self-Programming (either Page Erase or Page Write), the user software should not read the application section. The user software itself must prevent addressing this section during the Self-Programming operations. This implies that interrupts must be disabled. Before addressing the application section after the programming is completed, for future compatibility, the user software must write "10001" to the five LSB in SPMCR and execute SPM within four clock cycles. Then the user software should verify that the ASB bit is cleared. See "Assembly code example for a Boot Loader" on page 141 for an example. Though the ASB and ASRE bits have no special function in this device, it is important for future code compatibility that they are treated as described above. |
| Boot Loader Lock Bits | ATmega163 has two separate sets of Boot Lock bits which can be set independently. This gives the user a unique flexibility to select different levels of protection. The user can select: To protect the entire Flash from a software update by the MCU To only protect the Boot Loader Flash section from a software update by the MCU To only protect application Flash section from a software update by the MCU Allowing software update in the entire Flash See Table and Table for further details. The Boot Lock bits can be set in software and in Serial or Parallel Programming mode, but they can only be cleared by a chip erase command. |





| BLB0 mode | BLB02 | BLB01 | Protection |
|-----------|-------|-------|--|
| 1 | 1 | 1 | No restrictions for SPM, LPM accessing the Application section |
| 2 | 1 | 0 | SPM is not allowed to write to the Application section |
| 3 | 0 | 0 | SPM is not allowed to write to the Application section, and LPM executing from the Boot Loader section is not allowed to read from the Application section |
| 4 | 0 | 1 | LPM executing from the Boot Loader section is not allowed to read from the Application section |

| Table 53. Boot Lock Bit0 F | Protection Modes | (Application Section) ⁽¹⁾ |
|----------------------------|------------------|--------------------------------------|
|----------------------------|------------------|--------------------------------------|

Note: 1. "1" means unprogrammed, "0" means programmed

| Table 54. Boot L | ock Bit1 | Protection | Modes | (Boot | Loader | Section) | (1) |
|------------------|----------|------------|-------|-------|--------|----------|-----|
|------------------|----------|------------|-------|-------|--------|----------|-----|

| BLB1 mode | BLB12 | BLB11 | Protection |
|-----------|-------|-------|--|
| 1 | 1 | 1 | No restrictions for SPM, LPM accessing the Boot Loader section |
| 2 | 1 | 0 | SPM is not allowed to write to the Boot Loader section |
| 3 | 0 | 0 | SPM is not allowed to write to the Boot Loader section, and LPM executing from the Application section is not allowed to read from the Boot Loader section. If code is executed from Boot section, the interrupts are disabled when BLB12 is programmed. |
| 4 | 0 | 1 | LPM executing from the Application section is not allowed to read from the Boot Loader section. If code is executed from Boot section, the interrupts are disabled when BLB12 is programmed. |

Note: 1. "1" means unprogrammed, "0" means programmed

Setting the Boot Loader Lock Bits by SPM

SPMCR and execute SPM within four clock cycles after writing SPMCR. The only accessible Lock bits are the Boot Lock bits that may prevent the Application and Boot Loader section from any software update by the MCU. Bit 7 6 5 4 3 2 0 R0 BLB12 BLB11 BLB02 BLB01 1 1

To set the Boot Loader Lock bits, write the desired data to R0, write "00001001" to

If bits 5..2 in R0 are cleared (zero), the corresponding Boot Lock bit will be programmed if an SPM instruction is executed within four cycles after BLBSET and SPMEN are set in SPMCR.

Reading the Fuse and Lock Bits from Software

It is possible to read both the Fuse and Lock bits from software. To read the Lock bits, load the Z-pointer with \$0001 and set the BLBSET and SPMEN bits in SPMCR. When an LPM instruction is executed within five CPU cycles after the BLBSET and SPMEN bits are set in SPMCR, the value of the Lock bits will be loaded in the destination register. The BLBSET and SPMEN bits will auto-clear upon completion of reading the Lock bits or if no SPM, or LPM, instruction is executed within four, respectively five, CPU cycles. When BLBSET and SPMEN are cleared, LPM will work as described in "Constant Addressing Using The LPM and SPM Instructions" on page 15 and in the Instruction set Manual.


138 ATmega163(L)

| | Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|--|---|---|---|--|---|--|---|---|
| | Rd | - | - | BLB12 | BLB11 | BLB02 | BLB01 | LB2 | LB1 |
| | reading the the BLBSE five cycles Fuse Low b | Lock bits. T and SPN after the B its will be lo | To read IEN bits LBSET oaded ir | I the Fu in SPN and SP n the de | se Low b //CR. Wh //MEN bit /stination | its, load ien an Ll s are se register | the Z-pc PM instru t in the S as show | inter wit uction is SPMCR, n below. | |
| | Bit Rd | 7 BODLEVEL | 6 BODEN | 5 SPIEN | 4 | 3 CKSEL3 | 2 CKSEL2 | 1 CKSEL1 | 0 CKSEL0 |
| | instruction | is executed R, the value | d within | five cyc | cles after | the BLE | BSET an | d SPME | r. When an LPM N bits are set ir ation register as |
| | Bit Rd | 7 | 6 | 5 | 4 | 3 - BO | 2 OTSZ1 B | 1 OOTSZ0 | 0 BOOTRST |
| | | | - | | | | | | |
| | are unprog | | | • | | be reau | as zero. | ruse ai | nd Lock bits tha |
| | In all cases | , the read v | alue of | unused | bit posit | ions are | undefine | d. | |
| EEPROM Write Prevents Writing to SPMCR | Reading th EEPROM v in the EEC Register. If should disa | e Fuses a vrite operati R Register EEPROM ble that inte | ind Loc ion. It is and ve writing i errupt be | k bits f recomr rifies th s perfor efore ch | rom soft nended t at the bi rmed insi necking th | ware wi hat the u t is clear de an in ne EEWE | II also b iser chec ed befor terrupt ro | e preve ks the st e writing outine, th | nming to Flash nted during the atus bit (EEWE to the SPMCF ne user software |
| Addressing the Flash During Self-Programming | The Z-pointer is used to address the SPM commands. | | | | | | | | |
| Sen-Frogramming | Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | ZH (R31) ZL (R30) | Z15 Z7 | Z14 Z6 | Z13 Z5 | Z12 Z4 | Z11 Z3 | Z10 Z2 | Z9 Z1 | Z8 Z0 |
| | () | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Z15:Z14 always ignored | | | | | | | | |
| | Z13:Z7 page select, for page erase and page write | | | | | | | | |
| | Z6:Z1 word select, for filling temp buffer (must be zero during page write operation) | | | | | | | | |
| | Z0 should be zero for all SPM commands, byte select for the LPM instruction. | | | | | | | | |
| | The only operation that does not use the Z-pointer is Setting the Boot Loader Lock bits. The content of the Z-pointer is ignored and will have no effect on the operation. | | | | | | | | |
| | Note that the Page Erase and Page Write operation is addressed independently. There- fore it is of major importance that the Boot Loader software addresses the same page in both the page erase and page write operation. | | | | | | | | |
| | | the Flash b | oyte-by- | byte, a | • | | | | e this instructior ter is used. See |
| | | | | | | | | | |





Store Program Memory Control Register – SPMCR The Store Program Memory Control Register contains the control bits needed to control the programming of the Flash from internal code execution.



• Bit 7 – Res: Reserved Bit

This bit is a reserved bit in the ATmega163 and always reads as zero. This bit should be written to zero when writing SPMCR.

• Bit 6 – ASB: Application Section Busy

Before entering the Application section after a Boot Loader operation (Page Erase or Page Write) the user software must verify that this bit is cleared. In future devices, this bit will be set to "1" by Page Erase and Page Write. In ATmega163, this bit always reads as zero.

• Bit 5 - Res: Reserved Bit

This bit is a reserved bit in the ATmega163 and always reads as zero. This bit should be written to zero when writing SPMCR.

• Bit 4 – ASRE: Application Section Read Enable

Before re-entering the Application section, the user software must set this bit together with the SPMEN bit and execute SPM within four clock cycles.

• Bit 3 - BLBSET: Boot Lock Bit Set

If this bit is set at the same time as SPMEN, the next SPM instruction within four clock cycles will set Boot Lock bits. Alternatively, an LPM instruction within five cycles will read either the Lock bBits or the Fuse bits. The BLBSET bit will auto-clear upon completion of the SPM or LPM instruction, or if no SPM, or LPM, instruction is executed within four, respectively five, clock cycles.

• Bit 2 – PGWRT: Page Write

If this bit is set at the same time as SPMEN, the next SPM instruction within four clock cycles executes Page Write, with the data stored in the temporary buffer. The page address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGWRT bit will auto-clear upon completion of a page write, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire Page Write operation.

• Bit 1 – PGERS: Page Erase

If this bit is set at the same time as SPMEN, the next SPM instruction within four clock cycles executes Page Erase. The page address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGERS bit will auto-clear upon completion of a Page Erase, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire Page Erase operation.

• Bit 0 – SPMEN: Store Program Memory Enable

| Bit 0 - Shimela, Store Program Memory Enable |
|--|
| This bit enables the SPM instruction for the next four clock cycles. If set together with either ASRE, BLBSET, PGWRT, or PGERS, the following SPM instruction will have a special meaning, see description above. If only SPMEN is set, the following SPM instruction will store the value in R1:R0 in the temporary page buffer addressed by the Z-pointer. The LSB of the Z-pointer is ignored. The SPMEN bit will auto-clear upon completion of an SPM instruction, or if no SPM instruction is executed within four clock cycles. During Page Erase and Page Write, the SPMEN bit remains high until the operation is completed. |
| Writing any other combination than "10001", "01001", "00101", or "00001" in the lower five bits will have no effect. |
| During periods of low V_{CC} , the Flash can be corrupted because the supply voltage is too low for the CPU and the Flash to operate properly. These issues are the same as for board level systems using the Flash, and the same design solutions should be applied. |
| A Flash corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the Flash requires a minimum voltage to operate correctly. Secondly, the CPU itself can execute instructions incorrectly, if the supply voltage for executing instructions is too low. |
| Flash corruption can easily be avoided by following these design recommendations (one is sufficient): |
| Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done be enabling the internal Brown-out Detector (BOD) if the operating voltage matches the detection level. If not, an external low V_{CC} Reset Protection circuit can be used. If a Reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient. The total Reset Time must be longer thatn the Flash write time. This can be achieved by holding the External Reset, or by selecting a long Reset Time-out. |
| Keep the AVR core in Power-down sleep mode during periods of low V_{CC}. This will prevent the CPU from attempting to decode and execute instructions, effec- tively protecting the Flash from unintentional writes. |
| <pre>;- the routine writes one page of data from RAM to Flash ; the first data location in RAM is pointed to by the Y pointer (lowest address) ; the first data location in Flash is pointed to by the Z-pointer (lowest address) ;- error handling is not included ;- the routine must be placed inside the boot space ; Only code inside boot loader ; section should be read during Self-Programming. ;- registers used: r0, r1, temp1, temp2, looplo, loophi, spmcrval ; storing and restoring of registers is not included in the routine ; register usage can be optimized at the expense of code size ;- It is assumed that the interrupts are disabled .equ PAGESIZEB = PAGESIZE*2 ;PAGESIZEB is page size in BYTES, not words .org SMALLBOOTSTART Write_page: ; page erase ldi spmcrval, (1<<pgers) (1<<spmen)<br="" +="">call Do_spm</pgers)></pre> |
| |





```
; re-enable the Application Section
      ldi
             spmcrval, (1<<ASRE) + (1<<SPMEN)</pre>
     call
             Do_spm
  ; transfer data from RAM to Flash page buffer
      ldi
             looplo, low(PAGESIZEB)
                                          ; init loop variable
     1di
             loophi, high(PAGESIZEB)
                                          ;not required for PAGESIZEB<=256
Wrloop:
             r0, Y+
     1d
      1d
             r1, Y+
     ldi
             spmcrval, (1<<SPMEN)
     call
             Do_spm
     adiw
             ZH:ZL, 2
     sbiw
             loophi:looplo, 2
                                          ;use subi for PAGESIZEB<=256
     brne
             Wrloop
  ; execute page write
                                          ;restore pointer
      subi
             ZL, low(PAGESIZEB)
      sbci
             ZH, high(PAGESIZEB)
                                          ;not required for PAGESIZEB<=256
      ldi
             spmcrval, (1<<PGWRT) + (1<<SPMEN)</pre>
     call
             Do_spm
  ; re-enable the Application Section
     ldi
             spmcrval, (1<<ASRE) + (1<<SPMEN)</pre>
     call
             Do_spm
  ; read back and check, optional
                                          ;init loop variable
     ldi
            looplo, low(PAGESIZEB)
                                          ;not required for PAGESIZEB<=256
      ldi
             loophi, high(PAGESIZEB)
             YL, low(PAGESIZEB)
      subi
                                      ;restore pointer
     sbci
             YH, high(PAGESIZEB)
Rdloop:
             r0, Z+
     lpm
     ld
             r1, Y+
             r0, r1
     cpse
             Error
      jmp
     sbiw
             loophi:looplo, 1
                                      ;use subi for PAGESIZEB<=256
            Rdloop
     brne
  ; return to Application Section
  ; verify that Application Section is safe to read
Return:
     in
             temp1, SPMCR
     sbrs
             temp1, ASB
                                      ; If ASB is set, the AS is not ready yet
     ret
  ; re-enable the Applicaiton Section
             spmcrval, (1<<ASRE) + (1<<SPMEN)</pre>
     ldi
     call
             Do_spm
     rjmp
             Return
Do_spm:
  ; input: spmcrval determines SPM action
  ; check that no EEPROM write access is running
Wait_ee:
     sbic
             EECR, EEWE
     rjmp
           Wait_ee
  ; SPM timed sequence
     out
             SPMCR, spmcrval
     spm
     .dw $FFFF
                                      ; ensure proper pipelining
     nop
                                      ; of next instruction
  ; check for SPM complete
Wait_spm:
     in
             temp1, SPMCR
```

¹⁴² ATmega163(L)

| sbrc | temp1, SPMEN |
|------|--------------|
| rjmp | Wait_spm |
| ret | |

Program and Data Memory Lock Bits

The ATmega163 provides six Lock bits which can be left unprogrammed ("1") or can be programmed ("0") to obtain the additional features listed in Table 55. The Lock bits can only be erased to "1" with the Chip Erase command.

Table 55. Lock Bit Protection Modes

| Memor | y Lock Bi | ts | | | |
|-----------|-----------|-------|---|--|--|
| LB mode | LB1 | LB2 | Protection Type | | |
| 1 | 1 | 1 | No memory lock features enabled for Parallel and Serial Programming. | | |
| 2 | 0 | 1 | Further programming of the Flash and EEPROM is disabled in Parallel and Serial Programming mode. The Fuse bits are locked in both Serial and Parallel Programming mode. ⁽¹⁾ | | |
| 3 | 0 | 0 | Further programming and verification of the Flash and EEPROM is disabled in Parallel and Serial Programming mode. The Fuse bits are locked in both Serial and Parallel Programming mode. ⁽¹⁾ | | |
| BLB0 mode | BLB01 | BLB02 | | | |
| 1 | 1 | 1 | No restrictions for SPM, LPM accessing the Application section. | | |
| 2 | 0 | 1 | SPM is not allowed to write to the Application section. | | |
| 3 | 0 | 0 | SPM is not allowed to write to the Application section, and LPM executing from the Boot Loader section is not allowed to read from the Application section. | | |
| 4 | 1 | 0 | LPM executing from the Boot Loader section is not allowed to read from the Application section. | | |
| BLB1 mode | BLB11 | BLB12 | | | |
| 1 | 1 | 1 | No restrictions for SPM, LPM accessing the Boot Loader section. | | |
| 2 | 0 | 1 | SPM is not allowed to write to the Boot Loader section. | | |
| 3 | 0 | 0 | SPM is not allowed to write to the Boot Loader section, and LPM executing from the Application section is not allowed to read from the Boot Loader section. If code executed from the Boot Section, the interrupts are disabled when BLB12 is programmed. | | |
| 4 | 1 | 0 | LPM executing from the Application section is not allowed to read from the Boot Loader section. If code executed from the Boot Section, the interrupts are disabled when BLB12 is programmed. | | |

Note: 1. Program the Fuse bits before programming the Lock bits.



| Fuse Bits | The ATmega163 has ten Fuse bits, divided in two groups. The Fuse High bits are BOOTSZ10 and BOOTRST, and the Fuse Low bits are BODLEVEL, BODEN, SPIEN, and CKSEL30. |
|------------------|--|
| | BOOTSZ10 select the size and start address of the Boot Flash section according to Table 51 on page 134. Default value is "11" (both unprogrammed). |
| | • When BOOTRST is programmed ("0"), the Reset Vector is set to the start address of the Boot Flash section, as selected by the BOOTSZ fuses according to Table 51 on page 134. If the BOOTRST is unprogrammed ("1"), the Reset Vector is set to address \$0000. Default value is unprogrammed ("1"). |
| | • The BODLEVEL Fuse selects the Brown-out Detection Level and changes the Start- up times, according to Table 4 on page 24 and Table 5 on page 25, respectively. Default value is unprogrammed ("1"). |
| | When the BODEN Fuse is programmed ("0"), the Brown-out Detector is enabled. See "Reset and Interrupt Handling" on page 21. Default value is unprogrammed ("1"). |
| | When the SPIEN Fuse is programmed ("0"), Serial Program and Data Downloading are enabled. Default value is programmed ("0"). The SPIEN Fuse is not accessible in serial programming mode. |
| | CKSEL30 select the clock source and the start-up delay after reset, according to Table 1 on page 5 and Table 5 on page 25. Default value is "0010" (Internal RC Oscillator). |
| | The status of the Fuse bits is not affected by Chip Erase. Note that the Fuse bits are locked if Lock bit1 (LB1) is programmed. Program the Fuse bits before programming the Lock bits. |
| Signature Bytes | All Atmel microcontrollers have a three-byte signature code which identifies the device. This code can be read in both serial and parallel mode. The three bytes reside in a sep- arate address space. |
| | The ATmega163 the signature bytes are: |
| | 1. \$000: \$1E (indicates manufactured by Atmel). |
| | 2. \$001: \$94 (indicates 16KB Flash memory). |
| | 3. \$002: \$02 (indicates ATmega163 device when \$001 is \$94). |
| Calibration Byte | The ATmega163 has a one byte calibration value for the internal RC Oscillator. This byte resides in the high byte of address \$000 in the signature address space. During Memory Programming, the external programmer must read this location and program it into a selected location in the normal Flash Program memory. At start-up, the user software must read this Flash location and write the value to the OSCCAL Register. |

Parallel Programming

Signal Names

This section describes how to Parallel Program and verify Flash Program memory, EEPROM Data memory + Program And Data Memory Lock bits and Fuse bits in the ATmega163. Pulses are assumed to be at least 500ns unless otherwise noted.

In this section, some pins of the ATmega163 are referenced by signal names describing their functionality during parallel programming, see Figure 81 and Table 56. Pins not described in the following table are referenced by pin names.

The XA1/XA0 pins determine the action executed when the XTAL1 pin is given a positive pulse. The bit coding are shown in Table 57.

When pulsing WR or OE, the command loaded determines the action executed. The Command is a byte where the different bits are assigned functions as shown in Table 58.

The BS2 pin should be low unless otherwise noted.

Figure 81. Parallel Programming




Table 56. Pin Name Mapping

| Signal Name in Programming Mode | Pin Name | I/O | Function |
|------------------------------------|----------|-----|---|
| RDY/BSY | PD1 | 0 | 0: Device is busy programming, 1: Device is ready for new command |
| OE | PD2 | I | Output Enable (Active low) |
| WR | PD3 | I | Write Pulse (Active low) |
| BS1 | PD4 | I | Byte Select 1 ("0" selects low byte, "1" selects high byte) |
| XA0 | PD5 | I | XTAL Action Bit 0 |
| XA1 | PD6 | I | XTAL Action Bit 1 |





Table 56. Pin Name Mapping (Continued)

| | 11 0 (| | |
|------------------------------------|----------|-----|--|
| Signal Name in Programming Mode | Pin Name | I/O | Function |
| PAGEL | PD7 | I | Program Memory Page Load |
| BS2 | PA0 | I | Byte Select 2 ("0" selects low byte, "1" selects 2'nd high byte) |
| DATA | PB7 - 0 | I/O | Bidirectional Databus (Output when OE is low) |

Table 57. XA1 and XA0 Coding

| XA1 | XA0 | Action when XTAL1 is Pulsed |
|-----|-----|---|
| 0 | 0 | Load Flash or EEPROM Address (High or low address byte determined by BS1) |
| 0 | 1 | Load Data (High or Low data byte for Flash determined by BS1) |
| 1 | 0 | Load Command |
| 1 | 1 | No Action, Idle |

Table 58. Command Byte Bit Coding

| Command Byte | Command Executed |
|--------------|-------------------------|
| 1000 0000 | Chip Erase |
| 0100 0000 | Write Fuse Bits |
| 0010 0000 | Write Lock Bits |
| 0001 0000 | Write Flash |
| 0001 0001 | Write EEPROM |
| 0000 1000 | Read Signature Bytes |
| 0000 0100 | Read Fuse and Lock Bits |
| 0000 0010 | Read Flash |
| 0000 0011 | Read EEPROM |

Enter Programming Mode

The following algorithm puts the device in Parallel Programming mode:

- 1. Apply 4.5 5.5V between V_{CC} and GND.
- 2. Set RESET and BS pins to "0" and wait at least 100 ns.
- Apply 11.5 12.5V to RESET. Any activity on BS1 within 100 ns after +12V has been applied to RESET, will cause the device to fail entering Programming mode.

Chip Erase

The Chip Erase command will erase the Flash and EEPROM memories and the Lock bits. The Lock bits are not reset until the Program memory has been completely erased. The Fuse bits are not changed. A Chip Erase must be performed before the Flash is reprogrammed.

Load Command "Chip Erase"

- 1. Set XA1, XA0 to "10". This enables command loading.
- 2. Set BS1 to "0".

146 ATmega163(L)

- 3. Set DATA to "1000 0000". This is the command for Chip Erase.
- 4. Give \overline{WR} a negative pulse. This starts the Chip Erase. RDY/BSY goes low.
- 5. Wait until RDY/BSY goes high before loading a new command.

Programming the Flash The Flash is organized as 128 pages of 128 bytes each. When programming the Flash, the program data is latched into a page buffer. This allows one page of program data to be programmed simultaneously. The following procedure describes how to program the entire Flash memory:

- A. Load Command "Write Flash"
 - 1. Set XA1, XA0 to "10". This enables command loading.
 - 2. Set BS1 to "0".
 - 3. Set DATA to "0001 0000". This is the command for Write Flash.
 - 4. Give XTAL1 a positive pulse. This loads the command.
- B. Load Address Low Byte
 - 1. Set XA1, XA0 to "00". This enables address loading.
 - 2. Set BS1 to "0". This selects low address.
 - 3. Set DATA = Address Low Byte (\$00 \$FF).
 - 4. Give XTAL1 a positive pulse. This loads the address Low Byte.
- C. Load Data Low Byte
 - 1. Set XA1, XA0 to "01". This enables data loading.
 - 2. Set DATA = Data Low Byte (\$00 \$FF).
 - 3. Give XTAL1 a positive pulse. This loads the data byte.
- D. Latch Data Low Byte
 - 1. Set BS1 to "0". This selects Low Data Byte.
 - 2. Give PAGEL a positive pulse. This latches the data Low Byte. (See Figure 82 for signal waveforms)
- E. Load Data High Byte
 - 1. Set BS1 to "1". This selects High Data Byte.
 - 2. Set XA1, XA0 to "01". This enables data loading.
 - 3. Set DATA = Data High Byte (\$00 \$FF).
 - 4. Give XTAL1 a positive pulse. This loads the data byte.
- F. Latch Data High Byte
 - 1. Set BS1 to "1". This selects High Data Byte.
 - 2. Give PAGEL a positive pulse. This latches the data High Byte.
- G. Repeat B through F 64 times to fill the page buffer.

To address a page in the Flash, seven bits are needed (128 pages). The five most significant bits are read from address high byte as described in section "H" below. The two least significant page address bits however, are the two most significant bits (bit7 and bit6) of the latest loaded address low byte as described in section "B".






- H. Load Address High byte
 - 1. 1. Set XA1, XA0 to "00". This enables address loading.
 - 2. Set BS1 to "1". This selects high address.
 - 3. Set DATA = Address High Byte (\$00 \$1F).
 - 4. Give XTAL1 a positive pulse. This loads the address High Byte.
- I. Program Page
 - 1. Give WR a <u>neg</u>ative pulse. This starts programming of the entire page of data. RDY/BSYgoes low.
 - Wait until RDY/BSY goes high. (See Figure 83 for signal waveforms)
- J. End Page Programming
 - 1. Set XA1, XA0 to "10". This enables command loading.
 - 2. Set DATA to "0000 0000". This is the command for No Operation.
 - 3. Give XTAL1 a positive pulse. This loads the command, and the internal write signals are reset.

K. Repeat A through J 128 times or until all data has been programmed.

Figure 82. Programming the Flash Waveforms



148 ATmega163(L)




Figure 83. Programming the Flash Waveforms (continued)

Programming the EEPROM

The programming algorithm for the EEPROM Data Memory is as follows (refer to "Programming the Flash" on page 147 for details on Command, Address and Data loading):

- 1. A: Load Command "0001 0001".
- 2. H: Load Address High Byte (\$00 \$01)
- 3. B: Load Address Low Byte (\$00 \$FF)
- 4. E: Load Data Low Byte (\$00 \$FF)
- L: Write Data Low Byte
 - 1. Set BS to "0". This selects low data.
 - 2. Give <u>WR a</u> negative pulse. This starts programming of the data byte. RDY/BSY goes low.
 - 3. Wait until to RDY/BSY goes high before programming the next byte. (See Figure 84 for signal waveforms)


The loaded command and address are retained in the device during programming. For efficient programming, the following should be considered.

- The command needs only be loaded once when writing or reading multiple memory locations.
- Address high byte needs only be loaded before programming a new 256 word page in the EEPROM.
- Skip writing the data value \$FF, that is the contents of the entire EEPROM after a Chip Erase.

These considerations also applies to Flash, EEPROM and Signature bytes reading.







| Programming the Fuse High Bits | The algorithm for programming the Fuse high bits is as follows (refer to "Programming the Flash" on page 147 for details on Command and Data loading): |
|-----------------------------------|---|
| | 1. A: Load Command "0100 0000". |
| | C: Load Data Low Byte. Bit n = "0" programs and bit n = "1" erases the Fuse bit. Bit 21 = BOOTSZ10 Fuse bits Bit 0 = BOOTRST Fuse bit Bit 73 = "1". These bits are reserved and should be left unprogrammed ("1"). Set BS1 to "1". This selects high data byte. Give WR a negative pulse and wait for RDY/BSY to go high. |
| | 5. Set BS1 to "0". This selects low data byte. |
| Programming the Lock Bits | The algorithm for programming the Lock bits is as follows (refer to "Programming the Flash" on page 147 for details on Command and Data loading): 1. A: Load Command "0010 0000". 2. D: Load Data Low Byte. Bit n = "0" programs the Lock bit. Bit 5 = Boot Lock bit12 Bit 4 = Boot Lock bit12 Bit 3 = Boot Lock bit02 Bit 2 = Boot Lock bit01 Bit 1 = Lock bit2 Bit 0 = Lock bit1 Bit 76 = "1". These bits are reserved and should be left unprogrammed ("1"). 3. L: Write Data Low Byte. The Lock bits can only be cleared by executing Chip Erase. |
| Reading the Fuse and Lock Bits | The algorithm for reading the Fuse and Lock bits is as follows (refer to "Programming the Flash" on page 147 for details on Command loading): |
| DIIS | |
| | A: Load Command "0000 0100". Set OE to "0", BS2 to "0" and BS1 to "0". The status of the Fuse Low bits can now be read at DATA ("0" means programmed). Bit 7 = BODLEVEL Fuse bit Bit 6 = BODEN Fuse bit Bit 5 = SPIEN Fuse bit Bit 30 = CKSEL30 Fuse bits Set OE to "0", BS2 to "1" and BS1 to "1". The status of the Fuse High bits can now be read at DATA ("0" means programmed). Bit 21 = BOOTSZ10 Fuse bits Bit 0 = BOOTRST Fuse bit Set OE to "0", BS2 to "0" and BS1 to "1". The status of the Lock bits can now be read at DATA ("0" means programmed). Bit 5 = Boot Lock bit1 Bit 5 = Boot Lock bit12 Bit 4 = Boot Lock bit11 Bit 4 = Boot Lock bit11 |
| | Bit 3 = Boot Lock bit02 Bit 2 = Boot Lock bit01 Bit 1 = Lock bit2 Bit 0 = Lock bit1 5. Set \overline{OE} to "1". |





Reading the Signature Bytes

The algorithm for reading the Signature bytes is as follows (refer to Programming the Flash for details on Command and Address loading):

- 1. A: Load Command "0000 1000".
- 2. C: Load Address Low Byte (\$00 \$02).
- 3. Set OE to "0", and BS to "0". The selected Signature byte can now be read at DATA.
- 4. Set OE to "1".

Reading the Calibration Byte The algorithm for reading the Calibration byte is as follows (refer to Programming the Flash for details on Command and Address loading):


- 1. A: Load Command "0000 1000".
- 2. C: Load Address Low Byte, \$00.

Set OE to "0", and BS1 to "1". The Calibaration byte can now be read at DATA.

3. Set OE to "1".

Parallel Programming Characteristics





| Symbol | Parameter | Min | Тур | Max | Units |
|-------------------------|---|------|-----|------|-------|
| V _{PP} | Programming Enable Voltage | 11.5 | | 12.5 | V |
| I _{PP} | Programming Enable Current | | | 250 | μA |
| t _{DVXH} | Data and Control Valid before XTAL1 High | 67 | | | ns |
| t _{XHXL} | XTAL1 Pulse Width High | 67 | | | ns |
| t _{XLDX} | Data and Control Hold after XTAL1 Low | 67 | | | ns |
| t _{XLWL} | XTAL1 Low to WR Low | 67 | | | ns |
| t _{BVPH} | BS1 Valid before PAGEL High | 67 | | | ns |
| t _{PHPL} | PAGEL Pulse Width High | 67 | | | ns |
| t _{PLBX} | BS1 Hold after PAGEL Low | 67 | | | ns |
| t _{PLWL} | PAGEL Low to WR Low | 67 | | | ns |
| t _{BVWL} | BS1 Valid to WR Low | 67 | | | ns |
| t _{RHBX} | BS1 Hold after RDY/BSY High | 67 | | | ns |
| t _{WLWH} | WR Pulse Width Low | 67 | | | ns |
| t _{WLRL} | WR Low to RDY/BSY Low | 0 | | 2.5 | μs |
| t _{WLRH} | WR Low to RDY/BSY High ⁽¹⁾ | 1 | 1.5 | 1.9 | ms |
| t _{WLRH_CE} | WR Low to RDY/BSY High for Chip Erase ⁽²⁾ | 16 | 23 | 30 | ms |
| t _{WLRH_FLASH} | WR Low to RDY/BSY High for Write Flash ⁽³⁾ | 8 | 12 | 15 | ms |
| t _{XLOL} | XTAL1 Low to OE Low | 67 | | | ns |
| t _{OLDV} | OE Low to DATA Valid | | 20 | | ns |
| t _{OHDZ} | OE High to DATA Tri-stated | | | 20 | ns |

| Table 59 | Parallel Programming | Characteristics, | T _A = 25° | C ± 10%, V _{C0} | $_{2} = 5 \text{ V} \pm 10\%$ |
|----------|----------------------|------------------|----------------------|--------------------------|-------------------------------|
|----------|----------------------|------------------|----------------------|--------------------------|-------------------------------|

Notes: 1. t_{WLRH} is valid for the Write EEPROM, Write Fuse Bits and Write Lock Bits commands.

2. t_{WLRH_CE} is valid for the Chip Erase command.

3. $t_{WLRH_{FLASH}}$ is valid for the Write Flash command.






Serial Downloading

Both the F<u>lash and EEPROM memory arrays can be programmed using the serial SPI bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RESET is set low, the Programming Enable instruction needs to be executed first before program/erase operations can be executed.</u>

Figure 86. Serial Programming and Verify⁽¹⁾



- Notes: 1. If the device is clocked by the internal Oscillator, connecting a clock source to XTAL1 is not required.
 - 2. V_{CC} 0.3 V < AVCC < V_{CC} + 0.3 V, however, AVCC should always be within 2.7 5.5 V.

When programming the EEPROM, an auto-erase cycle is built into the self-timed programming operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase instruction. The Chip Erase operation turns the content of every memory location in both the Program and EEPROM arrays into \$FF.

The Program and EEPROM memory arrays have separate address spaces:

\$0000 to \$1FFF for Program memory and \$0000 to \$01FF for EEPROM memory.

The device can be clocked by any clock option during Serial Programming. The minimum low and high periods for the serial clock (SCK) input are defined as follows:

Low: > 2 MCU clock cycles

High: > 2 MCU clock cycles

Serial Programming Algorithm

When writing serial data to the ATmega163, data is clocked on the rising edge of SCK. When reading data from the ATmega163, data is clocked on the falling edge of SCK. See Figure 87, Figure 88 and Table 62 for timing details.

To program and verify the ATmega163 in the serial programming mode, the following sequence is recommended (See four byte instruction formats in Table 61):

1. Power-up sequence:

Apply power between V_{CC} and GND while RESET and SCK are set to "0". In accordance with the setting of CKSEL Fuses, apply a crystal/resonator, external clock, or RC network, or let the device run on the internal RC Oscillator. In some systems, the programmer can not guarantee that SCK is held low during power-up. In this case, wait for 100 ms after SCK has been set to "0". RESET must be then given a positive pulse of at least two XTAL1 cycles duration and then set to "0".

- 2. Wait for at least 20 ms and enable serial programming by sending the Programming Enable serial instruction to pin MOSI/PB5.
- 3. The Serial Programming instructions will not work if the communication is out of synchronization. When in sync. the second byte (\$53), will echo back when issuing the third byte of the Programming Enable instruction. Whether the echo is correct or not, all four bytes of the instruction must be transmitted. If the \$53 did not echo back, give SCK a positive pulse and issue a new Programming Enable command. If the \$53 is not seen within 32 attempts, there is no functional device connected.
- If a Chip Erase is perform<u>ed (must be done to erase the Flash)</u>, wait 2•t_{WD_FLASH} after the instruction, give RESET a positive pulse, and start over from Step 2. See Table 60 for the t_{WD FLASH} figure.
- 5. The Flash is programmed one page at a time. The memory page is loaded one byte at a time by supplying the 6 LSB of the address and data together with the Load Program Memory Page instruction. The Program Memory Page is stored by loading the Write Program Memory Page instruction with the 7 MSB of the address. If polling is not used, the user must wait at least t_{WD_FLASH} before issuing the next page. (Please refer to Table 60). Accessing the serial programming interface before the Flash write operation completes can result in incorrect programming.
- 6. The EEPROM array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. An EEPROM memory location is first automatically erased before new data is written. If polling is not used, the user must wait at least t_{WD_EEPROM} before issuing the next byte. (Please refer to Table 60). In a chip erased device, no \$FFs in the data file(s) need to be programmed.
- 7. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/PB6.
- 8. At the end of the programming session, RESET can be set high to commence normal operation.
- Power-off sequence (if needed): Set <u>XTAL1</u> to "0" (if external clock is used). Set RESET to "1". Turn V_{CC} power-off.





Data Polling Flash When a page is being programmed into the Flash, reading an address location within the page being programmed will give the value \$FF. At the time the device is ready for a new page, the programmed value will read correctly. This is used to determine when the next page can be written. Note that the entire page is written simultaneously and any address within the page can be used for polling. Data polling of the Flash will not work for the value \$FF, so when programming this value, the user will have to wait for at least t_{WD_FLASH} before programming the next page. As a chip-erased device contains \$FF in all locations, programming of addresses that are meant to contain \$FF, can be skipped. See Table 60 for t_{WD_FLASH} value.

Data Polling EEPROM When a new byte has been written and is being programmed into EEPROM, reading the address location being programmed will give the value \$FF. At the time the device is ready for a new byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the value \$FF, but the user should have the following in mind: As a chip-erased device contains \$FF in all locations, programming of addresses that are meant to contain \$FF, can be skipped. This does not apply if the EEPROM is re-programmed without chip-erasing the device. In this case, data polling cannot be used for the value \$FF, and the user will have to wait at least t_{WD EEPROM} before programming the next byte. See Table 60 for t_{WD EEPROM} value.

Programming Times for Nonvolatile Memory The internal RC Oscillator is used to control programming time when programming or erasing Flash, EEPORM, Fuses, and Lock bits. During Parallel or Serial Programming, the device is in reset, and this Oscillator runs at its initial, uncalibrated frequency, which may vary from 0.5 MHz to 1.0 MHz. In software it is possible to calibrate this Oscillator to 1.0 MHz (see "Calibrated Internal RC Oscillator" on page 37). Consequently, programming times will be shorter and more accurate when Programming or erasing non-volatile memory from software, using SPM or the EEPROM interface. See Table 60 for a summary of programming times.

| | | Number of RC | | el/Serial amming | | |
|--------------------------------|------------------------|----------------------|-------|---------------------|-------------------------------------|--|
| Operation | Symbol | Oscillator Cycles | 2.7V | 5.0V | Self- Programming ⁽¹⁾ | |
| Chip Erase | t _{WD_CE} | 16K | 32 ms | 30 ms | 17 ms | |
| Flash Write ⁽³⁾ | t _{WD_FLASH} | 8K | 16 ms | 15 ms | 8.5 ms | |
| EEPROM Write ⁽²⁾ | t _{WD_EEPROM} | 2K | 4 ms | 3.8 ms | 2.2 ms | |
| Fuse/lock bit write | t _{WD_FUSE} | 1K | 2 ms | 1.9 ms | 1.1 ms | |

Table 60. Maximum Programming Times for Non-volatile Memory

Notes: 1. Includes variation over voltage and temperature after RC Oscillator has been calibrated to 1.0 MHz

2. Parallel EEPROM Programming takes 1K cycles

3. Per page




Figure 87. Serial Programming Waveforms





Table 61. Serial Programming Instruction Set

| | Instruction Format | | | | | |
|---------------------------|--------------------|-------------------|-------------------|-------------------|--|--|
| Instruction | Byte 1 | Byte 2 | Byte 3 | Byte4 | Operation | |
| Programming Enable | 1010 1100 | 0101 0011 | XXXX XXXX | XXXX XXXX | Enable Serial Programming after RESET goes low. | |
| Chip Erase | 1010 1100 | 100x xxxx | xxxx xxxx | xxxx xxxx | Chip Erase EEPROM and Flash. | |
| Read Program Memory | 0010 H 000 | xxxa aaaa | bbbb bbbb | 0000 0000 | Read H (high or low) data o from Program memory at word address a : b . | |
| Load Program Memory Page | 0100 H 000 | xxxx xxxx | xxbb bbbb | iiii iiii | Write H (high or low) data i to Program Memory page at word address b . | |
| Write Program Memory Page | 0100 1100 | xxxa aaaa | bbxx xxxx | xxxx xxxx | Write Program Memory Page at address a : b . | |
| Read EEPROM Memory | 1010 0000 | xxxx xxx a | bbbb bbbb | 0000 0000 | Read data o from EEPROM memory at address a : b . | |
| Write EEPROM Memory | 1100 0000 | xxxx xxx a | bbbb bbbb | iiii iiii | Write data i to EEPROM memory at address a:b. | |
| Read Lock Bits | 0101 1000 | 0000 0000 | xxxx 0xxx | xx 65 4321 | Read Lock bits. "0" = programmed, "1" = unprogrammed. | |
| Write Lock Bits | 1010 1100 | 111x xxxx | xxxx xxxx | 11 65 4321 | Write Lock bits. Set bits 6 - 1 = "0" to program Lock bits. | |
| Read Signature Byte | 0011 0000 | xxxx xxxx | xxxx xx bb | 0000 0000 | Read Signature Byte o at address b . | |
| Write Fuse Bits | 1010 1100 | 1010 0000 | xxxx xxxx | CB11 A987 | Set bits C - A , 9 - 7 = "0" to program, "1" to unprogram | |
| Write Fuse High Bits | 1010 1100 | 1010 1000 | xxxx xxxx | 1111 1 fed | Set bits F - D = "0" to program, "1" to unprogram | |
| Read Fuse Bits | 0101 0000 | 0000 0000 | xxxx xxxx | CBXX A987 | Read Fuse bits. "0" = programmed, "1" = unprogrammed | |
| Read Fuse High Bits | 0101 1000 | 0000 1000 | xxxx xxxx | xxxx 1 fed | Read Fuse high bits. "0" = pro- grammed, "1" = unprogrammed | |
| Read Calibration Byte | 0011 1000 | xxxx xxxx | 0000 0000 | 0000 0000 | Read Signature Byte o at address b . | |

Note: a = address high bits, b = address low bits, H = 0 - Low byte, 1 - High Byte, o = data out, i = data in, x = don't care
 1 = lock bit 1, 2 = lock bit 2, 3 = Boot Lock Bit01, 4 = Boot Lock Bit02, 5 = Boot Lock Bit11, 6 = Boot Lock Bit12, 7 = CKSEL0
 Fuse, 8 = CKSEL1 Fuse, 9 = CKSEL2 Fuse, A = CKSEL3 Fuse, B = BODEN Fuse, C = BODLEVEL Fuse, D = BOOTRST Fuse,
 E = BOOTSZ0 Fuse, F = BOOTSZ1 Fuse

Serial Programming Characteristics

Figure 88. Serial Programming Timing




Table 62. Serial Programming Characteristics, $T_A = -40^{\circ}C$ to $85^{\circ}C$, $V_{CC} = 2.7V - 5.5V$ (Unless otherwise noted)

| Symbol | Parameter | Min | Тур | Max | Units |
|---------------------|--|---------------------|-----|-----|-------|
| 1/t _{CLCL} | Oscillator Frequency (V _{CC} = 2.7 - 5.5 V) | 0 | | 4 | MHz |
| t _{CLCL} | Oscillator Period (V _{CC} = 2.7 - 5.5 V) | 250 | | | ns |
| 1/t _{CLCL} | Oscillator Frequency (V _{CC} = 4.0 - 5.5 V) | 0 | | 8 | MHz |
| t _{CLCL} | Oscillator Period (V _{CC} = 4.0 - 5.5 V) | 125 | | | ns |
| t _{SHSL} | SCK Pulse Width High | 2 t _{CLCL} | | | ns |
| t _{SLSH} | SCK Pulse Width Low | 2 t _{CLCL} | | | ns |
| t _{OVSH} | MOSI Setup to SCK High | t _{CLCL} | | | ns |
| t _{SHOX} | MOSI Hold after SCK High | 2 t _{CLCL} | | | ns |
| t _{SLIV} | SCK Low to MISO Valid | 10 | 16 | 32 | ns |



Electrical Characteristics

Absolute Maximum Ratings*

| Operating Temperature55°C to +125°C |
|--|
| Storage Temperature65°C to +150°C |
| Voltage on any Pin except $\overrightarrow{\text{RESET}}$ with respect to Ground1.0V to V $_{\text{CC}}$ +0.5V |
| Voltage on RESET with respect to Ground1.0V to +13.0V |
| Maximum Operating Voltage 6.6V |
| DC Current per I/O Pin 40.0 mA |
| DC Current V_{CC} and GND Pins |

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|------------------|---|--|------------------------------------|-----|------------------------------------|--------|
| V _{IL} | Input Low-voltage | (Except XTAL1) | -0.5 | | 0.3 V _{CC} ⁽¹⁾ | V |
| | | (XTAL1), CKSEL3 fuse programmed | -0.5 | | 0.3 V _{CC} ⁽¹⁾ | V |
| V _{IL1} | Input Low-voltage | (XTAL1), CKSEL3 fuse unprogrammed | -0.5 | | 0.2 V _{CC} ⁽¹⁾ | V |
| V _{IH} | Input High-voltage | (Except XTAL1, RESET) | 0.6 V _{CC} ⁽²⁾ | | V _{CC} + 0.5 | V |
| | | (XTAL1), CKSEL3 fuse programmed | 0.6 V _{CC} ⁽²⁾ | | V _{CC} + 0.5 | V |
| V _{IH1} | Input High-voltage | (XTAL1), CKSEL3 fuse unprogrammed | 0.8 V _{CC} ⁽²⁾ | | V _{CC} + 0.5 | V |
| V _{IH2} | Input High-voltage | (RESET) | 0.9 V _{CC} ⁽²⁾ | | V _{CC} + 0.5 | V |
| V _{OL} | Output Low-voltage ⁽³⁾ (Ports A,B,C,D) | $I_{OL} = 20 \text{ mA}, V_{CC} = 5V$ $I_{OL} = 10 \text{ mA}, V_{CC} = 3V$ | | | 0.6 0.5 | V V |
| V _{OH} | Output High-voltage ⁽⁴⁾ (Ports A,B,C,D) | $I_{OH} = -3 \text{ mA}, V_{CC} = 5V$ $I_{OH} = -1.5 \text{ mA}, V_{CC} = 3V$ | 4.2 2.3 | | | V V |
| IIL | Input Leakage Current I/O pin | Vcc = 5.5V, pin low (absolute value) | | | 8.0 | μA |
| I _{IH} | Input Leakage Current I/O pin | Vcc = 5.5V, pin high (absolute value) | | | 980 | nA |
| RRST | Reset Pull-up Resistor | | 100 | | 500 | kΩ |
| R _{I/O} | I/O Pin Pull-up Resistor | | 35 | | 120 | kΩ |

DC Characteristics (Continued)

| Symbol | Parameter | Condition | Min | Тур | Мах | Units |
|-------------------|--|--|-----|------------|------|-------|
| | | Active 4 MHz, V _{CC} = 3V (ATmega163L) | | | 5.0 | mA |
| | Dawas Currely Current | Active 8 MHz, V _{CC} = 5V (ATmega163) | | | 15.0 | mA |
| I _{CC} | Power Supply Current | Idle 4 MHz, V _{CC} = 3V (ATmega163L) | | | 2.5 | mA |
| | | Idle 8 MHz, V _{CC} = 5V (ATmega163) | | | 8 | mA |
| | Davis and a second at (5) | WDT enabled, V _{CC} = 3V | | 9 | 15.0 | μA |
| | Power-down mode ⁽⁵⁾ | WDT disabled, $V_{CC} = 3V$ | | <1 | 4.0 | μA |
| V _{ACIO} | Analog Comparator Input Offset Voltage | $V_{CC} = 5V$ $V_{in} = V_{CC}/2$ | | | 40 | mV |
| I _{ACLK} | Analog Comparator Input Leakage Current | $V_{CC} = 5V$ $V_{in} = V_{CC}/2$ | -50 | | 50 | nA |
| t _{ACID} | Analog Comparator Initialization Delay | $V_{CC} = 2.7V$ $V_{CC} = 4.0V$ | | 750 500 | | ns |

 $T_A = -40^{\circ}C$ to $85^{\circ}C$, $V_{CC} = 2.7V$ to 5.5V (unless otherwise noted)

Notes: 1. "Max" means the highest value where the pin is guaranteed to be read as low

2. "Min" means the lowest value where the pin is guaranteed to be read as high

3. Although each I/O port can sink more than the test conditions (20 mA at Vcc = 5V, 10 mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed:

1] The sum of all $\rm I_{OL},$ for all ports, should not exceed 200 mA.

2] The sum of all I_{OL}, for ports B0 - B7, D0 - D7 and XTAL2, should not exceed 100 mA.

3] The sum of all $\rm I_{OL},$ for ports A0 - A7 and C0 - C7 should not exceed 100 mA.

If IOL exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.


- 4. Although each I/O port can source more than the test conditions (3 mA at Vcc = 5V, 1.5 mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed:
 - 1] The sum of all $\rm I_{OH},$ for all ports, should not exceed 200 mA.
 - 2] The sum of all $\rm I_{OH},$ for ports B0 B7, D0 D7 and XTAL2, should not exceed 100 mA.

3] The sum of all I_{OH} , for ports A0 - A7 and C0 - C7 should not exceed 100 mA.

If IOH exceeds the test condition, V_{OH} may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition.

5. Minimum V_{CC} for Power-down is 2.5V.

External Clock Drive Figure 89. External Clock Drive Waveforms







External Clock Drive

Table 63. External Clock Drive

| | | V _{CC} = 2.7V to 5.5V | | V _{CC} = 4.0V to 5.5V | | |
|---------------------|----------------------|--------------------------------|-----|--------------------------------|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Units |
| 1/t _{CLCL} | Oscillator Frequency | 0 | 4 | 0 | 8 | MHz |
| t _{CLCL} | Clock Period | 250 | | 125 | | ns |
| t _{CHCX} | High Time | 100 | | 50 | | ns |
| t _{CLCX} | Low Time | 100 | | 50 | | ns |
| t _{CLCH} | Rise Time | | 1.6 | | 0.5 | μs |
| t _{CHCL} | Fall Time | | 1.6 | | 0.5 | μs |

Table 64. External RC Oscillator, typical frequencies

| R [k Ω] | C [pF] | f |
|----------------|--------|---------|
| 100 | 70 | 100 kHz |
| 31.5 | 20 | 1.0 MHz |
| 6.5 | 20 | 4.0 MHz |

Note: R should be in the range $3k\Omega - 100k\Omega$, and C should be at least 20pF. The C values given in the table includes pin capacitance. This will vary with package type.

Two-wire Serial Interface Characteristics

Table 65 describes the requirements for devices connected to the Two-wire Serial Bus. The ATmega163 Two-wire Serial Interface meets or exceeds these requirements under the noted conditions.

Timing symbols refer to Figure 90.

| Symbol | Parameter | Condition | Min | Max | Units |
|---------------------------------|--|--|-------------------------------------|-----------------------|-------|
| V _{IL} | Input Low-voltage | | -0.5 | 0.3 V _{CC} | V |
| V _{IH} | Input High-voltage | | 0.7 V _{CC} | V _{CC} + 0.5 | V |
| V _{hys} ⁽¹⁾ | Hysteresis of Schmitt Trigger Inputs | | 0.05 V _{CC} ⁽²⁾ | _ | V |
| V _{OL} ⁽¹⁾ | Output Low-voltage | 3 mA sink current | 0 | 0.4 | V |
| t _{of} ⁽¹⁾ | Output Fall Time from V_{IHmin} to V_{ILmax} | 10 pF < C _b < 400 pF ⁽³⁾ | $20 + 0.1 C_b^{(3)(2)}$ | 250 | ns |
| t _{SP} ⁽¹⁾ | Spikes Suppressed by Input Filter | | 0 | 50 ⁽²⁾ | ns |
| li | Input Current each I/O Pin | $0.1V_{CC} < V_i < 0.9V_{CC}$ | -10 | 10 | μA |
| C _i ⁽¹⁾ | Capacitance for each I/O Pin | | _ | 10 | pF |
| f _{SCL} | SCL Clock Frequency | $f_{CK}^{(4)} > max(16f_{SCL}, 250kHz)^{(5)}$ | 0 | 217 | kHz |
| | | f _{SCL} ≤ 100 kHz | 4.0 | _ | μs |
| t _{HD;STA} | Hold Time (repeated) START Condition | f _{SCL} > 100 kHz | 0.6 | _ | μs |
| | | f _{SCL} ≤ 100 kHz ⁽⁶⁾ | 4.7 | _ | μs |
| t _{LOW} | Low Period of the SCL Clock | f _{SCL} > 100 kHz | 1.3 | _ | μs |
| | | f _{SCL} ≤ 100 kHz | 4.0 | _ | μs |
| t _{HIGH} | High period of the SCL clock | f _{SCL} > 100 kHz | 0.6 | _ | μs |
| | | f _{SCL} ≤ 100 kHz | 4.7 | _ | μs |
| t _{SU;STA} | Set-up time for a repeated START condition | f _{SCL} > 100 kHz | 0.6 | _ | μs |
| | | f _{SCL} ≤ 100 kHz | 0 | 3.45 | μs |
| t _{hd;dat} | Data hold time | f _{SCL} > 100 kHz | 0 | 0.9 | μs |
| | | f _{SCL} ≤ 100 kHz | 250 | _ | ns |
| t _{SU;DAT} | Data setup time | f _{SCL} > 100 kHz | 100 | _ | ns |
| | | f _{SCL} ≤ 100 kHz | 4.0 | - | μs |
| t _{SU;STO} | Setup time for STOP condition | f _{SCL} > 100 kHz | 0.6 | _ | μs |
| | Bus free time between a STOP and START | f _{SCL} ≤ 100 kHz | 4.7 | _ | μs |
| t _{BUF} | condition | f _{SCL} > 100 kHz | 1.3 | _ | μs |

Notes: 1. In ATmegan163, this parameter is characterized and not 100% tested.

2. Required only for f_{SCL} > 100 kHz.

3. C_b = capacitance of one bus line in pF.


4. f_{CK} = CPU clock frequency

 This requirement applies to all ATmega163 Two-wire Serial Interface operation. Other devices connected to the Two-wire Serial Bus need only obey the general f_{SCL} requirement.

 The actual low period generated by the ATmega163 Two-wire Serial Interface is (1/f_{SCL} - 2/f_{CK}), thus f_{CK} must be greater than 6 MHz for the low time requirement to be strictly met at f_{SCL} = 100 kHz.



Figure 90. Two-wire Serial Bus Timing



Typical Characteristics

The following charts show typical behavior. These figures are not tested during manufacturing. All current consumption measurements are performed with all I/O pins configured as inputs and with internal pull-ups enabled. All pins on Port F are pulled high externally. A sine wave generator with rail-to-rail output is used as clock source.

The power consumption in Power-down mode is independent of clock selection.

The current consumption is a function of several factors such as: operating voltage, operating frequency, loading of I/O pins, switching rate of I/O pins, code executed and ambient temperature. The dominating factors are operating voltage and frequency.

The current drawn from capacitive loaded pins may be estimated (for one pin) as $C_L \cdot V_{CC} \cdot f$, where C_L = load capacitance, V_{CC} = operating voltage and f = average switching frequency of I/O pin.

The parts are characterized at frequencies higher than test limits. Parts are not guaranteed to function properly at frequencies higher than the ordering code indicates.

The difference between current consumption in Power-down mode with Watchdog Timer enabled and Power-down mode with Watchdog Timer disabled represents the differential current drawn by the Watchdog Timer.















Figure 92. Analog Comparator Offset Voltage vs. Common Mode Voltage ($V_{CC} = 2.7V$)











Sink and source capabilities of I/O ports are measured on one pin at a time. **Figure 95.** Pull-up Resistor Current vs. Input Voltage ($V_{CC} = 5V$)








Figure 96. Pull-up Resistor Current vs. Input Voltage ($V_{CC} = 2.7V$)





Figure 97. I/O Pin Sink Current vs. Output Voltage ($V_{CC} = 5V$)









Figure 98. I/O Pin Source Current vs. Output Voltage ($V_{CC} = 5V$)

















Figure 101. I/O Pin Input Threshold vs. V_{CC} (T_A = 25°C)









Register Summary

| Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 2 Bit 1 Bit 0 Page 357 (SP) SPEGG 1 T H S V N Z C 20 20 20 20 21 25 21 21 25 21 25 21 25 21 25 21 25 21 22 23 23 23 23 23 23 23 23 23 23 | Address | News | D:4 7 | Dit o | D'' 5 | | | | Dit 4 | | Dawa |
|--|-------------|--------|-------------|-------------------|------------------|---------------|---------|-------|---------|-------|------|
| Stell (SSC) SPI SPI <th< th=""><th></th><th></th><th>Bit /</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>-</th></th<> | | | Bit / | | | | | | | | - |
| State SPL SP2 SP2 SP1 SP2 SP1 SP2 P1 State GSCD Rearred | | | 1 | Т | Н | S | V | | | | |
| Size (Sec) Reserved Instruction < | | | - | - | - | - | | | | | |
| S38 (S89) GMRS INT1 INT0 - - - - - - - 30 S39 (S50) GIRR NTT1 INT0 - - - - - - - - 31 S39 (S50) TIMSK CCE2 TOIE2 TOIE1 TOIE1 - - TOIE1 - TOIE1 - TOIE1 - TOIE1 - TOIE1 - TOIE1 TOIE1 - TOIE1 TOIE1 TOIE1 - TOVE1 - TOVE1 - TOVE1 - TOVE1 TOVE1 TOVE1 TOVE1 TOVE1 TOVE1 S0 | | | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | 21 |
| SAA (SeA) OFR INTF1 INTF2 TICEI OCE14 A OCE18 TOLE TOLE TOLE SA2 SSB (Se5) TIRK OCE2 TOU2 ICF1 OCE14 A OCE18 TOU1 - TOU0 32 SSB (Se5) TIRK OCE2 TOV2 ICF1 OCE14 A OCE18 TOV1 - TOV0 32 SSB (Se5) MUCUR TWEN TWEA TWST0 TWEN - TOV0 32 SSB (Se5) MUCUR - - - WDAF BOAR BEAR | | | INIT4 | INITO | 1 | 1 | 1 | 1 | 1 | 1 | 00 |
| Sign Sign (TMSK) OCIE2 TOIE1 | | | | | | - | | _ | | | |
| S88 6880 TIFR OCF2 TOV2 CF1 OCF18 OCF18 TOV1 TOV1 TOV0 32 S37 (557) SPMCR TWRT TWRT TWRT PGERS SPMEN 140 S38 (556) TWRT TWRT TWRT TWRT PGERS SPMEN 140 S38 (556) TWRT TWRT TWRT TWRT PGERS SPMEN 140 S38 (556) TOCR0 - - - WDRF BORF EXTRF PORF 28 S38 (550) COCR0 Time/Countor 0.8181 - - - GS02 CS10 40 S28 (547) TOCR1 COM1A0 COM1B1 COM1B1 COM1B1 COM1A1 PSR1 47 S28 (546) TOCR1 TGC41 COC1 CS11 CS11 47 S28 (546) OCR1A1 Timer/Counter1<-0uptact Compare Register High Byte | | | | | | | | | _ | | |
| Str SPMCR Invert Invert TWSTO POWRT POSRS SPMEN 140 Sts 6565 MCUCR - Sts NMT TWSTO TWWC TWEN - | | | | | | | | | - | | |
| S36 G660 TWCR TWISTA TWSTA TSTA TSTA TSTA TSTA | | | | | | | | | | | |
| S35 (856) MCUCR - SE SM1 SM0 ISC11 ISC10 ISC01 ISC00 34 S34 (854) MCURR - - - - CS02 CS01 CS00 41 S33 (553) TCCN0 Time/Counted (818) - - - CS02 CS01 CS01 42 S31 (551) OSCCAL Coultaor Calibration Register - | | | | | | | | | | | |
| Stat (\$54) MCUSR - - - WDRF BORF EXTRF PORF 28 Stat (\$51) TCCR0 Timer/Counterd (0 Bits) 42 Stat (\$51) OSCAL Oscilator Calibration Register 37 Stat (\$51) STOR - - - ACME PUD PSR1 PSR1 40 Star (\$45) TCCR1 COM14 COM140 COM140 COM140 COM141 Com140 46 Star (\$45) TCCR11 Timer/Counter1 - Output Compare Register Augh Byte 46 47 Stat (\$44) OCR141 Timer/Counter1 - Output Compare Register Augh Byte 47 47 Stat (\$44) OCR141 Timer/Counter1 - Output Compare Register Augh Byte 47 48 Stat (\$45) ICR141 Timer/Counter1 - Output Compare Register 48 47 Stat (\$44) TCN2 Timer/Counter1 - Output Compare Register 48 53 53 Stat (\$45) ICR141 Timer/Counter1 - Output Compare Register 48 53 53 | | | | | | | | | | | |
| S33 (SS3) TCCR0 - - - - CS02 CS01 CS00 411 S32 (SS2) OSCOAL Ocellator calibration Register 37 37 S30 (SS0) STOR - - - ACME PUD PSR2 981 42 S30 (SS0) STOR - - - ACME PUD PSR2 PSR10 44 S26 (S4C) TCCR18 ICCN1 ICCS1 - - CTC1 CS12 CS11 CS10 46 S26 (S4C) TCNTIT Tmer/Counter1 - Ougul Compare Register ALme Myte 47 47 52 54 47 52 54 47 52 54 47 52 54 47 52 54 47 52 54 47 52 54 54 54 54 52 54 54 54 54 52 54 52 52 52 52 52 54 52 53 | | | | | - | 51010 | | | | | |
| \$32 \$32 \$52 TONTO Timer/Counter0 (8 Bits) 42 \$31 \$51 \$50 \$57.64F OSCAL Coellator calipation Register 37 \$30 \$50.05 \$FIGR | | | | _ | _ | _ | | | | | |
| \$31 OSCAL Osciliator calibration Register 37 \$30 \$30 SFIOR - - - ACME PUD PSR10 40 \$320 \$500 Rich COM1A COM1BI FOCTA | | | | ter0 (8 Bits) | | | | 0002 | 0001 | 0000 | |
| S80 SFICR | | | | | ter | | | | | | |
| SEP Sep (S4F) TCCR1A COMI1A COMI1B COMI1B FOCIA FOCIA FOCIA FOCIA CS11 CS10 44 S2E (S4C) TCCR1H Timer/Counter1 - Counter Register Low Byte - - - CS11 CS11 CS10 46 S2C (S4C) TCNT1L Timer/Counter1 - Output Compare Register Low Byte - 47 S2R (S4D) OCR1AH Timer/Counter1 - Output Compare Register Low Byte 47 S2R (S4D) OCR1BH Timer/Counter1 - Output Compare Register High Byte 47 S2R (S4D) OCR1BH Timer/Counter1 - Output Compare Register High Byte 47 S2R (S4D) ICR1H Timer/Counter1 - Input Capture Register High Byte 48 S2R (S4D) ICR1H Timer/Counter1 - Input Capture Register High Byte 48 S2R (S4D) ICR2H Timer/Counter1 - Input Capture Register High Byte 48 S2R (S4D) ICR1H Timer/Counter1 - Output Compare Register Low Byte 53 S2R (S4D) ICR1H Timer/Counter1 - Output Compare Register Low Byte 54 S2 | | | | | | - | ACME | PUD | PSR2 | PSR10 | |
| SZE (SAE) TCCR1B ICNC1 ICES1 - CTC1 CS12 CS11 CS10 46 SZD (SAC) TCNT1H Timer/Counter1 - Counter Register Low Byte 46 47 SZB (S4B) OCR1AH Timer/Counter1 - Output Compare Register A Low Byte 47 SZB (S4B) OCR1BL Timer/Counter1 - Output Compare Register A Low Byte 47 SZB (S4B) OCR1BL Timer/Counter1 - Output Compare Register B Myte Byte 47 SZB (S4B) OCR1BL Timer/Counter1 - Output Compare Register B Myte Byte 47 SZE (S4G) ICR1L Timer/Counter1 - Output Compare Register Low Byte 47 SZE (S4G) ICR1L Timer/Counter1 - Output Compare Register Low Byte 48 SZE (S4G) ICR1L Timer/Counter2 Output Compare Register 53 SZE (S4G) ICR2L FOC2 PVM2 COM21 COM20 CTC2 CS21 CS20 52 SZE (S4G) UBRR1118 Timer/Counter2 Output Compare Register 53 53 53 53 53 53 53 53 5 | | | COM1A1 | COM1A0 | COM1B1 | COM1B0 | | | | | |
| S2D (S4D) TONT1H Timer/Counter 1 - Counter Register Low Byte 46 S2C (S4C) OCR1AH Timer/Counter 1 - Output Compare Register A High Byte 47 S2A (S4A) OCR1AH Timer/Counter 1 - Output Compare Register I A High Byte 47 S2B (S4B) OCR1AH Timer/Counter 1 - Output Compare Register I B High Byte 47 S2B (S4B) OCR1BH Timer/Counter 1 - Output Compare Register I Bute Byte 47 S2B (S4B) OCR1BH Timer/Counter 1 - Output Compare Register I Bute Byte 48 S2B (S4B) TCNT2 Timer/Counter 2 Output Compare Register I Bute Byte 48 S2B (S4B) TCNT2 Timer/Counter 2 Output Compare Register I Dout Byte 53 S2B (S4B) OCR2 Timer/Counter 2 Output Compare Register I Dout Byte 54 S2E (S4B) OCR2 Timer/Counter 2 Output Compare Register I Dout Byte WDP1 WDP0 60 S2B (S4B) OUTR - - - UDTR - - EERE 53 S2B (S4B) UBRR(HI = - - - - EEARE EEARE <td></td> <td></td> <td></td> <td></td> <td>-</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | | | | - | | | | | | |
| \$2C (\$4C) TONTIL Timer/Counter1 - Counter Register A Low Byte 46 \$2B (\$4B) OCR1AL Timer/Counter1 - Output Compare Register A Low Byte 47 \$2D (\$4A) OCR1BL Timer/Counter1 - Output Compare Register B Low Byte 47 \$2S (\$4B) OCR1BL Timer/Counter1 - Output Compare Register B Low Byte 47 \$2S (\$4B) OCR1BL Timer/Counter1 - Input Capture Register B Low Byte 48 \$2S (\$4G) CR1L Timer/Counter1 - Input Capture Register B Low Byte 48 \$2S (\$4G) CR1L Timer/Counter C Bits) 53 \$23 (\$4A) OCR2 FOC2 PWMZ COM21 COM20 CTC2 CS21 CS20 52 \$23 (\$4A) OCR2 Timer/Counter C Bits) 53 53 53 53 53 53 54 52 54 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 53 53 53 5 | | | | | Register High E | | • • • • | | | | |
| 928 (34B) OCR1AH Timer/Counter1 - Output Compare Register A High Byte 47 928 (54A) OCR1BH Timer/Counter1 - Output Compare Register B High Byte 47 928 (54A) OCR1BH Timer/Counter1 - Output Compare Register B Low Byte 47 928 (54B) ICR1H Timer/Counter1 - Input Capture Register High Byte 48 926 (54A) ICCR1 Timer/Counter1 - Input Capture Register High Byte 48 926 (54A) ICCR2 FOC2 PVM2 COM20 CTC2 CS21 CS20 52 924 (54A) TCCN2 Timer/Counter2 (B Bits) 53 53 53 53 54 52 54 54 52 54 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 54 52 <td< td=""><td></td><td></td><td></td><td></td><td><u> </u></td><td>,</td><td></td><td></td><td></td><td></td><td></td></td<> | | | | | <u> </u> | , | | | | | |
| \$24, (\$4A) OCR18L Timer/Counter1 - Output Compare Register A Low Byte 47 \$29, (\$40) OCR18L Timer/Counter1 - Output Compare Register B Low Byte 47 \$22, (\$47) ICR1H Timer/Counter1 - Input Capture Register High Byte 48 \$26, (\$46) ICR1L Timer/Counter1 - Input Capture Register High Byte 48 \$26, (\$46) ICR1L Timer/Counter1 - Input Capture Register How Byte 48 \$26, (\$46) ICR1L Timer/Counter2 (\$8 Bits) 53 \$23, (\$43) OCR2 Timer/Counter2 (\$8 Bits) 53 \$24, (\$44) WDTCR - - AS \$21, (\$41) WDTCR - - NUDE WDP2 WDP1 WDP0 60 \$21, (\$41) WDTCR - - - UBRR11:8] 78 51 53 53 53 53 53 53 53 53 54 52 540 54 52 540 53 53 53 53 53 53 53 53 53 | | | | | | | | | | | |
| S29 (S49) OCR1BH Timer/Countert - Output Compare Register B High Byte 47 S28 (S48) OCR1BL Timer/Countert - Output Compare Register High Byte 48 S26 (S46) ICR1L Timer/Countert - Input Capture Register High Byte 48 S26 (S45) TCCR2 FOC2 PWM2 COM20 CTC2 CS21 CS20 52 S24 (S44) Tomr2 Timer/Counter2 (8 Bits) 53 53 53 S22 (S42) ASSR - - - MCDE WDP2 OCR2UB TCR2UB 57 S21 (S41) WDTCR - | | | | | | | | | | | |
| S2F (\$47) LICR1H Timer/Counter1 - Input Capture Register Low Byte 48 S26 (\$46) ICR1L Timer/Counter2 (8 Bits) COM21 COM20 CTC2 CS21 CS20 52 S24 (\$44) TCNT2 Timer/Counter2 (8 Bits) S3 S4 AS AS AS DCR2UB DCR2UB DCR2UB DCR2UB S7 S3 DCR2UB DCR2UB | \$29 (\$49) | OCR1BH | | | | | | | | | |
| S26 (546) LICR1L Timer/Counter1 - Input Capture Register Low Byte 48 S25 (545) TCCR2 FOC2 PVM2 COM21 COM20 CTC2 CS22 CS21 CS20 S2 S24 (S44) TCNT2 Timer/Counter2 (Bits) S3 | \$28 (\$48) | OCR1BL | Timer/Count | er1 – Output C | ompare Regist | er B Low Byte | | | | | 47 |
| See (s45) TCCR2 FOC2 PWM2 COM21 COM20 CTC2 CS21 CS21 CS20 S2 S42 (S44) TCNT2 Timer/Counter2 (9 Bits) 53 53 53 S23 (S43) OCR2 Timer/Counter2 Output Compare Register 54 54 S21 (S41) WDTC - - - AS2 TCN2UB OCR2UB TCR2UB 57 S21 (S41) WDTCR - - - - UBRRHI - - - EERR 60 S1E (S3E) EEARH - - - - - EERR EEAR E | \$27 (\$47) | ICR1H | Timer/Count | er1 – Input Ca | pture Register I | High Byte | | | | | 48 |
| \$24 (\$44) TCHT2 Timer/Counter2 (0 Bits) 53 \$23 (\$43) OCR22 Timer/Counter2 Output Compare Register 54 \$22 (\$42) ASSR - - - AS2 TCR2UB S7 \$21 (\$41) WDTCR - - - WDTC WDP1 WDP0 60 \$20 (\$40) UBRRI11.8] 78 S1F (\$35) EEARH - - - - UBRRI11.8] 78 \$31F (\$35) EEARL EEART EEAR6 EEAR5 EEAR4 EEAR3 EEAR4 EEAR6 62 \$10 (\$30) EEDR PORTA7 PINA6 PINA5 PINA4 PINA3 PINA7 PINA6 PINA5 PINA3 PINA7 PINA6 PINA5 PINA4 PINA3 PINA1 PINA0 115 \$16 (\$36) PORTB7 PORTB6 PORTB5 PORTB4 | \$26 (\$46) | | Timer/Count | er1 – Input Ca | pture Register I | _ow Byte | | | | | |
| \$\frac{1}{322} (\$43) OCR2 Timer/Counter2 Output Compare Register 54 \$\frac{3}{322} (\$42) ASSR - - - AS2 TCN2UB OCR2UB TCR2UB 57 \$\frac{3}{21} (\$41) WDTC - - - - AS2 TCN2UB OCR2UB TCR2UB 57 \$\frac{3}{21} (\$41) WDTC - - - - UBRRI1 - | \$25 (\$45) | | | | COM21 | COM20 | CTC2 | CS22 | CS21 | CS20 | 52 |
| S22 (S42) ASSR - - AS2 TCN2UB CCR2UB TCR2UB S7 S21 (S41) WDTCR - - WDT0E WDP1 WDP0 60 S20 (S40) UBRRHI - - - UBRR[11:3] 78 S1F (S3F) EEARH - - - - - - EEARB 62 S1E (S3E) EEAR EEAR EEAR EEAR EEAR 62 S1C (S3C) EECR EEPROM Data Register - - - - 62 S1C (S3C) EECR EEPROM Data Register - - - - - 63 S1B (S3B) PORTA PORTB PORTB <td></td> <td></td> <td>Timer/Count</td> <td>er2 (8 Bits)</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | | Timer/Count | er2 (8 Bits) | | | | | | | |
| \$21 (\$41) WDTCR - - WDTOE WDE WDE WDP1 WDP0 60 \$20 (\$40) UBRRHI - - - UBRRI118] 78 \$1f (\$3F) EEARH - - - - UBRRI118] 78 \$1f (\$3F) EEARH EEART EEARG EEARS EEARA EEAR3 EEAR4 EEAR3 | | | Timer/Count | er2 Output Co | mpare Register | | 1 | 1 | r | | |
| S20 (\$40) UBRR1H - - - UBRR11:8] 78. \$1F (\$3F) EEARH - - - - - EEARB 62 \$1E (\$3E) EEARL EEAR7 EEAR6 EEAR5 EEAR4 EEAR2 EEAR1 EEAR6 62 \$10 (\$3D) EEDR EEPROM Data Register - - - - 62 \$11 (\$3B) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA2 PORTA1 PORTA0 115 \$14 (\$3B) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA2 PORTA1 PORTA0 115 \$18 (\$3B) PORTB PORTB7 PORTB6 PORTB5 PORTB3 PORTB2 PORTB1 PORTB0 117 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PORTB1 PORTB0 117 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 <td< td=""><td></td><td></td><td>-</td><td>-</td><td>-</td><td>-</td><td></td><td></td><td></td><td></td><td></td></td<> | | | - | - | - | - | | | | | |
| \$1F (\$3F) EEARH - - - - - - EEAR8 62 \$1E (\$3D) EEARL EEAR1 EEAR6 EEAR4 EEAR3 EEAR1 EEAR0 62 \$1D (\$3D) EEDR EEPROM Data Register - - - - 62 \$1D (\$3D) EEDR EEPROM Data Register - - - - 62 \$1B (\$3B) PORTA PORTA PORTA PORTA PORTA PORTA PORTB PORTD PORTO PORTO PORTO | | | - | - | - | WDTOE | WDE | | | WDP0 | |
| S1E (\$32) EEARL EEAR EEAR EEAR3 EEAR3 EEAR3 EEAR1 EEAR0 62 \$10 (\$30) EEDR EEPROM Data Register 62 \$10 (\$3C) EEOR - - - - EERR 63 \$11 (\$32) EEOR - - - - EERR 63 \$11 (\$32) EEOR - - - - EERR 63 \$11 (\$32) PORTA PORTA PORTA PORTA PORTA PORTA PORTA PORTA 115 \$13 (\$33) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA1 PINA0 115 \$16 (\$36) PORTB PORTB7 PORT66 PORT55 PORTC3 PORTB2 PORTB1 PORTB0 117 \$16 (\$36) PINB7 PINB6 PINB6 PINB3 PINB3 PINB3 PINB3 PINB3 PINB4 PINB3 PINB4 PINB3 PINB4 PINB4< | | | | | | | | | R[11:8] | | |
| S1D (\$3D) EEDR EEPROM Data Register 62 \$1C (\$3C) EECR - - - ERK EEWE EEWE EERE 63 \$1B (\$3B) PORTA PORTA7 PORTA7 PORTA6 PORTA7 PORTB7 PORTB7 PORTB7 PORTB7 PORTB7 PORTB7 PORTB7 PORTC1 PORTC1 PORT01 PORT01 PORT01 PORT01 PORT01 PORT01 PORT01< | | | | | | | | | | | |
| \$1C (\$3C) EECR - - EERIE EENWE EEWE EERE 63 \$1B (\$3B) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA2 PORTA1 PORTA0 115 \$1A (\$3A) DDRA DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 115 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 115 \$18 (\$3B) PORTB PORTB7 PORTB6 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 117 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 117 \$16 (\$36) PINC PORTC1 PORTC6 PORTC5 PORTC4 PORT2 PORTC1 PORTC0 123 \$14 (\$34) DDRC DDC7 DDC6 DDC5 PORT4 PORT03 PORT2 PORTD1 PORTD0 123 | | | | | EEAR5 | EEAR4 | EEAR3 | EEAR2 | EEAR1 | EEAR0 | |
| \$1B (\$3B) PORTA PORTA PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 115 \$14 (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 115 \$19 (\$39) PINAA PINA6 PINA5 PINA4 PINA3 PINA1 PINB1 PINB1 P | | | EEPROM D | ata Register | | | FEDIE | | | | |
| \$1A (\$3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 115 \$19 (\$39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA1 PINA0 115 \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB1 PORTB0 117 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 1117 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 1117 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC3 PORTC2 PORTC1 PORT0 123 \$14 (\$34) DDRC DDC7 PDC6 PORT05 PORT03 PORT03 PORT04 PINC3 PINC2 PINC1 PINC0 123 \$11 (\$31) DDRD DDD7 DD66 DD55 DD44 | | | - | | | | | | | | |
| \$19 (\$39) PINA PINA PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 115 \$18 (\$38) PORTB PORTB PORTB PORTB PORTB PORTB PORTB PORTB 117 \$17 (\$37) DDRB DDB7 DDB6 DDB6 DDB5 DDB4 PINB3 PINB2 PINB1 PINB0 117 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 117 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC1 PORTC0 123 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 PORTD3 PORTD1 PORTD0 123 \$13 (\$33) PINC PINC7 PINC6 PIND5 PIND4 PIND3 PIND2 PIND0 128 \$11 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND1 PIND0 | | | | | | | | | | | |
| \$18 (\$38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 117 \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 117 \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 117 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC2 PORTC1 PORTC0 123 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 123 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD3 PORTD2 PORTD1 PORTD0 128 \$11 (\$31) DDR0 DDD7 DDD6 DDD5 DDD4 DD3 DDD2 DDD1 DD00 128 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 | | | | | | | | | | | |
| \$17 (\$37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 117 \$16 (\$36) PINB PINB7 PINB6 PINB6 PINB4 PINB3 PINB2 PINB1 PINB0 117 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC6 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 123 \$14 (\$34) DDRC DDC7 PDC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 123 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD2 PORTD0 128 \$11 (\$31) DDD DDD7 DD66 DD5 DD4 DD3 DD22 DD11 DD00 128 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 128 \$06 (\$2F) SPDR SPIF WC0L - - - - | | | | | | | | | | | |
| \$16 (\$36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 117 \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC1 PORTC0 123 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 123 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 123 \$11 (\$31) DDRD DD7 DDC6 DD55 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 128 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 128 \$06 (\$22) SPDR SPIF WCOL - - - - SPI2X 68 \$00 (\$22) UDR UART I/O Data Register - - - SPI2X 68 | | | | | | | | | | | |
| \$15 (\$35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 123 \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 123 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 123 \$12 (\$32) PORTD PORTD7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 123 \$11 (\$31) DDD DDD7 DD6 DD5 DD4 DD3 DD2 DD1 DD00 128 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 128 \$06 (\$2C) SPCR SPIF WC0L - - - - SPI2X 68 \$06 (\$2C) UDR UART I/O Data Register 74 SO6 (\$2C) UDR UART I/O D | | | | | | | | | | | |
| \$14 (\$34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 123 \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 123 \$12 (\$22) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 128 \$11 (\$31) DDRD DDD7 DDD6 PIND5 PIND4 PIND3 PDD2 PDD1 DDD0 128 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND2 PIND1 PIND0 128 \$0f (\$2F) SPDR SPI Data Register | | | | | | | | | | | |
| \$13 (\$33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 123 \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 128 \$11 (\$31) DDR DDD7 DDD6 DD5 DD4 DD03 DD2 DD11 DD00 128 \$10 (\$30) PIND PIND7 PIND6 PIN5 PIN4 PIN2 PIN2 PIN10 128 \$0f (\$2F) SPDR SPI Data Register - - - - - 69 \$0f (\$2E) SPCR SPIF WCOL - - - - - - - 69 \$0f (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 67 \$0f (\$2D) SPCR SPIE TXC UDRE FE OR - U2X MPCM <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<> | | | | | | | | | | | |
| \$12 (\$32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 128 \$11 (\$31) DDRD DDD7 DDD6 DD5 DD4 DD3 DD2 DD11 DD00 128 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 128 \$0F (\$2F) SPDR SPI Data Register 69 69 69 \$0E (\$2E) SPSR SPIF WCOL - - - - SPI2X 68 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 67 \$0C (\$2C) UDR UART I/O Data Register 74 74 \$08 (\$28) UCSRB RXCIE TXC UDRE FE OR - U2X MPCM 74 \$08 (\$28) ACSR ACD ACBG | | | | | | | | | | | |
| \$11 (\$31) DDRD DDD7 DD6 DD5 DD4 DD3 DD2 DD1 DD0 128 \$10 (\$30) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 128 \$0F (\$2F) SPDR SPI Data Register 69 \$0E (\$2E) SPSR SPIF WCOL - - - - SP12X 68 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPAL SP12X 68 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPAL SP12X 68 \$0D (\$2D) URR UART I/O Data Register 74 SP12X 67 74 \$0A (\$2A) UCSRB RXCIE TXCIE UDRIE RE OR - U2X MPCM 74 \$04 (\$24) UCSRB RXCIE TXCIE UDRIE RE OR - U2X MPCM< | | | | | | | | | | | |
| \$10 (\$30)PINDPIND7PIND6PIND5PIND4PIND3PIND2PIND1PIND0128\$0F (\$2F)SPDRSPI Data Register69\$0E (\$2E)SPSRSPIFWCOLSPI2X68\$0D (\$2D)SPCRSPIESPEDORDMSTRCPOLCPHASPR1SPR067\$0C (\$2C)UDRUART I/O Data Register74\$0B (\$2B)UCSRARXCTXCUDREFEOR-U2XMPCM74\$0A (\$2A)UCSRBRXCIETXCIEUDRIERXENTXENCHR9RXB8TXB876\$09 (\$29)UBRRUART Baud Rate Register787878787878\$08 (\$28)ACSRACDACBGACOACIACIEACICACIS1ACIS0102\$07 (\$27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX0110\$06 (\$26)ADCSRADENADSCADFRADIEADPS2ADPS1ADPS0111\$05 (\$25)ADCHADC Data Register Low Byte112112112112112\$03 (\$23)TWDRTwo-wire Serial Interface Data Register84\$02 (\$22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE85 | | | | | | | | | | | |
| \$0F (\$2F)SPDRSPI Data Register69\$0E (\$2E)SPSRSPIFWCOLSPI2X68\$0D (\$2D)SPCRSPIESPEDORDMSTRCPOLCPHASPR1SPR067\$0C (\$2C)UDRUART I/O Data Register74\$0B (\$2B)UCSRARXCTXCUDREFEOR-U2XMPCM74\$0A (\$2A)UCSRBRXCIETXCIEUDRIERXENTXENCHR9RXB8TXB876\$09 (\$29)UBRRUART Baud Rate Register787878787878\$08 (\$28)ACSRACDACBGACOACIACIEACIS0102102\$07 (\$27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX0110\$06 (\$26)ADCSRADENADSCADFRADIFADIEADPS2ADPS1ADPS0111\$05 (\$25)ADCHADC Data Register High Byte112112112112112112\$03 (\$23)TWDRTwo-wire Serial Interface Data Register8411211411401146114\$02 (\$22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE85 | | | | | | | | | | | |
| \$0E (\$2E) SPSR SPIF WCOL - - - - - SPIX 68 \$0D (\$2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 67 \$0C (\$2C) UDR UART I/O Data Register 74 \$0B (\$2B) UCSRA RXC TXC UDRE FE OR - U2X MPCM 74 \$0A (\$2A) UCSRB RXCIE TXCIE UDRIE RXEN TXEN CHR9 RXB8 TXB8 76 \$09 (\$29) UBRR UART Baud Rate Register 78 74 78 78 | | | | | | | | • | • | | |
| \$0D (\$2D)SPCRSPIESPEDORDMSTRCPOLCPHASPR1SPR067\$0C (\$2C)UDRUART I/O Data Register74\$0B (\$2B)UCSRARXCTXCUDREFEOR-U2XMPCM74\$0A (\$2A)UCSRBRXCIETXCIEUDRIERXENTXENCHR9RXB8TXB876\$09 (\$29)UBRRUART Baud Rate Register78\$08 (\$28)ACSRACDACBGACOACIACIEACICACIS1ACIS0102\$07 (\$27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX0110\$06 (\$26)ADCSRADENADSCADFRADIFADIEADPS2ADPS1ADPS0111\$05 (\$25)ADCHADC Data Register High Byte112112112112112112\$03 (\$23)TWDRTwo-wire Serial Interface Data Register84\$02 (\$22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE85 | | | | | - | - | - | - | - | SPI2X | |
| \$0C (\$2C)UDRUART I/O Data Register74\$0B (\$2B)UCSRARXCTXCUDREFEOR–U2XMPCM74\$0A (\$2A)UCSRBRXCIETXCIEUDRIERXENTXENCHR9RXB8TXB876\$09 (\$29)UBRRUART Baud Rate Register78\$08 (\$28)ACSRACDACBGACOACIACIEACICACIS1ACIS0102\$07 (\$27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX0110\$06 (\$26)ADCSRADENADSCADFRADIFADIEADPS2ADPS1ADPS0111\$05 (\$25)ADCHADC Data Register High Byte112112112112112\$03 (\$23)TWDRTwo-wire Serial Interface Data Register84\$02 (\$22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE85 | | | | | DORD | MSTR | CPOL | CPHA | SPR1 | | |
| \$0B (\$2B)UCSRARXCTXCUDREFEOR-U2XMPCM74\$0A (\$2A)UCSRBRXCIETXCIEUDRIERXENTXENCHR9RXB8TXB876\$09 (\$29)UBRRUART Baud Rate Register78\$08 (\$28)ACSRACDACBGACOACIACIEACICACIS1ACIS0102\$07 (\$27)ADMUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX0110\$06 (\$26)ADCSRADENADSCADFRADIFADIEADPS2ADPS1ADPS0111\$05 (\$25)ADCHADC Data Register High Byte112112112\$04 (\$24)ADCLADC Data Register Low Byte112112\$03 (\$23)TWDRTwo-wire Serial Interface Data Register84\$02 (\$22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE85 | | | | | • | • | • | • | • | | |
| \$\u03c6 (\$2A)UCSRBRXCIETXCIEUDRIERXENTXENCHR9RXB8TXB8TXB876\$\u03c6 (\$29)UBRRUART Baud Rate Register78\$\u03c6 (\$28)ACSRACDACBGACOACIACIEACICACIS1ACIS0102\$\u03c6 (\$26)ADUXREFS1REFS0ADLARMUX4MUX3MUX2MUX1MUX0110\$\u03c6 (\$26)ADCSRADENADSCADFRADIFADIEADPS2ADPS1ADPS0111\$\u03c6 (\$25)ADCHADC Data Register High Byte112112112\$\u03c8 (\$23)TWDRTwo-wire Serial Interface Data Register8484\$\u03c8 (\$22)TWARTWA6TWA5TWA4TWA3TWA2TWA1TWA0TWGCE85 | | | | | UDRE | FE | OR | _ | U2X | MPCM | |
| \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 102 \$07 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 110 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 111 \$05 (\$25) ADCH ADC Data Register High Byte 112 112 \$04 (\$24) ADCL ADC Data Register Low Byte 112 112 \$03 (\$23) TWDR Two-wire Serial Interface Data Register 84 84 \$02 (\$22) TWAR TWA6 TWA5 TWA3 TWA2 TWA1 TWA0 TWGCE 85 | | | | | UDRIE | RXEN | TXEN | CHR9 | RXB8 | | 76 |
| \$08 (\$28) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 102 \$07 (\$27) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 110 \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 111 \$05 (\$25) ADCH ADC Data Register High Byte 112 112 \$04 (\$24) ADCL ADC Data Register Low Byte 112 112 \$03 (\$23) TWDR Two-wire Serial Interface Data Register 84 84 \$02 (\$22) TWAR TWA6 TWA5 TWA3 TWA2 TWA1 TWA0 TWGCE 85 | \$09 (\$29) | UBRR | UART Baud | Rate Register | | | | | | | 78 |
| \$06 (\$26) ADCSR ADEN ADSC ADFR ADIF ADIE ADPS2 ADPS1 ADPS0 111 \$05 (\$25) ADCH ADC Data Register High Byte 112 112 \$04 (\$24) ADCL ADC Data Register Low Byte 112 112 \$03 (\$23) TWDR Two-wire Serial Interface Data Register 84 \$02 (\$22) TWAR TWA6 TWA5 TWA3 TWA2 TWA1 TWA0 TWGCE 85 | \$08 (\$28) | ACSR | | | | ACI | ACIE | ACIC | ACIS1 | ACIS0 | 102 |
| \$05 (\$25) ADCH ADC Data Register High Byte 112 \$04 (\$24) ADCL ADC Data Register Low Byte 112 \$03 (\$23) TWDR Two-wire Serial Interface Data Register 84 \$02 (\$22) TWAR TWA6 TWA5 TWA3 TWA2 TWA1 TWA0 TWGCE 85 | \$07 (\$27) | | | REFS0 | ADLAR | MUX4 | | | | | 110 |
| \$04 (\$24) ADCL ADC Data Register Low Byte 112 \$03 (\$23) TWDR Two-wire Serial Interface Data Register 84 \$02 (\$22) TWAR TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWA0 TWGCE 85 | \$06 (\$26) | ADCSR | ADEN | ADSC | ADFR | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | 111 |
| \$03 (\$23) TWDR Two-wire Serial Interface Data Register 84 \$02 (\$22) TWAR TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWA0 TWGCE 85 | | | ADC Data R | egister High B | /te | | | | | | |
| \$02 (\$22) TWAR TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWA0 TWGCE 85 | | ADCL | ADC Data R | egister Low By | te | | | | | | 112 |
| | \$03 (\$23) | | Two-wire Se | erial Interface [| Data Register | | | | | | 84 |
| | | | | | | | | | | TWGCE | |
| \$U1 (\$21) IWSK TWS7 TWS6 TWS5 TWS4 TWS3 - - - 84 | \$01 (\$21) | TWSR | TWS7 | TWS6 | TWS5 | TWS4 | TWS3 | _ | _ | - | 84 |

Register Summary (Continued)

| Address | Name | Bit 7 | Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 | | | | | | | |
|-------------|--|-------------|---|--|--|--|--|--|--|--|
| \$00 (\$20) | TWBR | Two-wire Se | wo-wire Serial Interface Bit Rate Register 82 | | | | | | | |
| Note: 1. | Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses | | | | | | | | | |

 For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

 Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers \$00 to \$1F only.





Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | #Clocks |
|--------------------------------------|------------------|--|--|--------------|------------|
| ARITHMETIC AN | D LOGIC INSTRUC | TIONS | | | |
| ADD | Rd, Rr | Add two Registers | $Rd \leftarrow Rd + Rr$ | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $Rd \leftarrow Rd + Rr + C$ | Z,C,N,V,H | 1 |
| ADIW | Rdl,K | Add Immediate to Word | Rdh:Rdl ← Rdh:Rdl + K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $Rd \leftarrow Rd - Rr$ | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $Rd \leftarrow Rd - K$ | Z,C,N,V,H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $Rd \leftarrow Rd - Rr - C$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $Rd \leftarrow Rd - K - C$ | Z,C,N,V,H | 1 |
| SBIW | Rdl,K | Subtract Immediate from Word | Rdh:Rdl ← Rdh:Rdl - K | Z,C,N,V,S | 2 |
| AND | Rd, Rr | Logical AND Registers | $Rd \leftarrow Rd \bullet Rr$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $Rd \gets Rd \bullet K$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $Rd \leftarrow Rd \lor Rr$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $Rd \leftarrow Rd \lor K$ | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $Rd \leftarrow Rd \oplus Rr$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $Rd \leftarrow \$FF - Rd$ | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | Rd ← \$00 – Rd | Z,C,N,V,H | 1 |
| SBR | Rd,K | Set Bit(s) in Register | $Rd \leftarrow Rd \lor K$ | Z,N,V | 1 |
| CBR | Rd,K | Clear Bit(s) in Register | $Rd \leftarrow Rd \bullet (\$FF - K)$ | Z,N,V | 1 |
| INC | Rd | Increment | $Rd \leftarrow Rd + 1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $Rd \leftarrow Rd - 1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $Rd \leftarrow Rd \bullet Rd$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $Rd \leftarrow Rd \oplus Rd$ | Z,N,V | 1 |
| SER | Rd | Set Register | $Rd \leftarrow \$FF$ | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | $R1:R0 \leftarrow Rd \times Rr$ | Z,C | 2 |
| MULS | Rd, Rr | Multiply Signed | $R1:R0 \leftarrow Rd x Rr$ | Z,C | 2 |
| MULSU | Rd, Rr | Multiply Signed with Unsigned | $R1:R0 \leftarrow Rd x Rr$ | Z,C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | $R1:R0 \leftarrow (Rd x Rr) << 1$ | Z,C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | $R1:R0 \leftarrow (Rd \times Rr) << 1$ | Z,C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | $R1:R0 \leftarrow (Rd \times Rr) << 1$ | Z,C | 2 |
| BRANCH INSTRU | | Tractional multiply bighed with onsighed | | 2,0 | |
| RJMP | k | Relative Jump | $PC \leftarrow PC + k + 1$ | None | 2 |
| IJMP | ĸ | Indirect Jump to (Z) | $PC \leftarrow Z$ | None | 2 |
| JMP | k | Direct Jump | $PC \leftarrow k$ | None | 3 |
| RCALL | k | Relative Subroutine Call | $PC \leftarrow K$ $PC \leftarrow PC + k + 1$ | None | 3 |
| ICALL | ĸ | Indirect Call to (Z) | $PC \leftarrow PC + R + 1$ $PC \leftarrow Z$ | None | 3 |
| CALL | k | | $PC \leftarrow Z$ | | 4 |
| RET | ĸ | Direct Subroutine Call | $PC \leftarrow k$ $PC \leftarrow STACK$ | None | 4 |
| | | Subroutine Return | | None | |
| RETI | D I D. | Interrupt Return | $PC \leftarrow STACK$ | l News | 4 |
| CPSE | Rd,Rr | Compare, Skip if Equal | if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| CP | Rd,Rr | Compare | Rd – Rr | Z, N,V,C,H | 1 |
| CPC | Rd,Rr | Compare with Carry | Rd – Rr – C | Z, N,V,C,H | 1 |
| CPI | Rd,K | Compare Register with Immediate | Rd – K | Z, N,V,C,H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if (Rr(b)=0) PC \leftarrow PC + 2 or 3 | None | 1/2/3 |
| SBRS | Rr, b | Skip if Bit in Register is Set | if $(\text{Rr}(b)=1) \text{ PC} \leftarrow \text{PC} + 2 \text{ or } 3$ | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$ | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then PC \leftarrow PC+k + 1 | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) = 0) then $PC \leftarrow PC + k + 1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if (Z = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRNE | k | Branch if Not Equal | if (Z = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCS | k | Branch if Carry Set | if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if (C = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if (C = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRLO | k | Branch if Lower | if (C = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRMI | k | Branch if Minus | if (N = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRPL | k | Branch if Plus | if (N = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| | k | Branch if Greater or Equal, Signed | if (N \oplus V= 0) then PC \leftarrow PC + k + 1 | None | 1/2 |
| BRGE | K | Dran shift and Then Zone Ginned | if (N \oplus V= 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
| | k | Branch if Less Than Zero, Signed | | | 1/2 |
| BRGE | | Branch if Less Than Zero, Signed Branch if Half Carry Flag Set | if (H = 1) then PC \leftarrow PC + k + 1 | None | 172 |
| BRGE BRLT | k | | if (H = 1) then PC \leftarrow PC + k + 1 if (H = 0) then PC \leftarrow PC + k + 1 | None None | 1/2 |
| BRGE BRLT BRHS | k k | Branch if Half Carry Flag Set | | | |
| BRGE BRLT BRHS BRHC BRTS | k k k k | Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared Branch if T Flag Set | if (H = 0) then PC \leftarrow PC + k + 1 if (T = 1) then PC \leftarrow PC + k + 1 | None None | 1/2 1/2 |
| BRGE BRLT BRHS BRHC | k k k | Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared | if (H = 0) then PC \leftarrow PC + k + 1 | None | 1/2 |

Instruction Set Summary (Continued)

| BRIE | k | Branch if Interrupt Enabled | if (I = 1) then PC \leftarrow PC + k + 1 | None | 1/2 |
|---|-----------------------|--|---|--|---|
| BRID | k | Branch if Interrupt Disabled | if ($I = 0$) then PC \leftarrow PC + k + 1 | None | 1/2 |
| DATA TRAN | ISFER INSTRUCTIO | NS | | | |
| MOV | Rd, Rr | Move Between Registers | $Rd \leftarrow Rr$ | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | $Rd+1:Rd \leftarrow Rr+1:Rr$ | None | 1 |
| LDI | Rd, K | Load Immediate | $Rd \leftarrow K$ | None | 1 |
| LD | Rd, X | Load Indirect | $Rd \leftarrow (X)$ | None | 2 |
| LD | Rd, X+ | Load Indirect and Post-Inc. | $Rd \leftarrow (X), X \leftarrow X + 1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $X \leftarrow X - 1, Rd \leftarrow (X)$ | None | 2 |
| LD | Rd, Y | Load Indirect | $Rd \leftarrow (Y)$ | None | 2 |
| LD | Rd, Y+ | Load Indirect and Post-Inc. | $Rd \leftarrow (Y), Y \leftarrow Y + 1$ | None | 2 |
| LD | Rd, - Y | Load Indirect and Pre-Dec. | $Y \leftarrow Y - 1, Rd \leftarrow (Y)$ | None | 2 |
| LDD | Rd,Y+q | Load Indirect with Displacement | $Rd \leftarrow (Y + q)$ | None | 2 |
| LD | Rd, Z | Load Indirect | $Rd \leftarrow (Z)$ | None | 2 |
| LD | Rd, Z+ | Load Indirect and Post-Inc. | $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $Z \leftarrow Z - 1, Rd \leftarrow (Z)$ | None | 2 |
| LDD | Rd, Z+q | Load Indirect with Displacement | $Rd \leftarrow (Z + q)$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $Rd \leftarrow (k)$ | None | 2 |
| ST | X, Rr | Store Indirect | $(X) \leftarrow Rr$ | None | 2 |
| ST | X+, Rr | Store Indirect and Post-Inc. | $(X) \leftarrow \operatorname{Rr}, X \leftarrow X + 1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $X \leftarrow X - 1, (X) \leftarrow Rr$ | None | 2 |
| ST | Y, Rr | Store Indirect | $(Y) \leftarrow Rr$ | None | 2 |
| ST | Y+, Rr | Store Indirect and Post-Inc. | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ | None | 2 |
| ST | - Y, Rr | | | | 2 |
| | , | Store Indirect and Pre-Dec. | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$ | None | |
| STD | Y+q,Rr | Store Indirect with Displacement | $(Y + q) \leftarrow Rr$ | None | 2 |
| ST | Z, Rr | Store Indirect | $(Z) \leftarrow Rr$ | None | 2 |
| ST | Z+, Rr | Store Indirect and Post-Inc. | $(Z) \leftarrow \operatorname{Rr}, Z \leftarrow Z + 1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ | None | 2 |
| STD | Z+q,Rr | Store Indirect with Displacement | $(Z + q) \leftarrow Rr$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | (k) ← Rr | None | 2 |
| LPM | | Load Program Memory | $R0 \leftarrow (Z)$ | None | 3 |
| LPM | Rd, Z | Load Program Memory | $Rd \leftarrow (Z)$ | None | 3 |
| LPM | Rd, Z+ | Load Program Memory and Post-Inc | $Rd \leftarrow (Z), Z \leftarrow Z+1$ | None | 3 |
| SPM | | Store Program Memory | $(Z) \leftarrow R1:R0$ | None | - |
| IN | Rd, P | In Port | $Rd \leftarrow P$ | None | 1 |
| OUT | P, Rr | Out Port | $P \leftarrow Rr$ | None | 1 |
| PUSH | Rr | Push Register on Stack | $STACK \leftarrow Rr$ | None | 2 |
| POP | Rd | Pop Register from Stack | $Rd \leftarrow STACK$ | None | 2 |
| BIT AND BIT | T-TEST INSTRUCTIO | DNS | | | |
| SBI | P,b | Set Bit in I/O Register | $I/O(P,b) \leftarrow 1$ | None | 2 |
| CBI | P,b | Clear Bit in I/O Register | $I/O(P,b) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shift Left | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$ | Z,C,N,V | 1 |
| LSR | Rd | Logical Shift Right | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$ | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right Through Carry | $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $Rd(n) \leftarrow Rd(n+1), n=06$ | Z,C,N,V | 1 |
| | | | | -, ~, · ·, · | |
| SWAP | | Swan Nibbles | $Rd(3, 0) \leftarrow Rd(7, 4) Rd(7, 4) \leftarrow Rd(3, 0)$ | None | 1 |
| SWAP BSET | Rd | Swap Nibbles | $\frac{\text{Rd}(30)\leftarrow\text{Rd}(74),\text{Rd}(74)\leftarrow\text{Rd}(30)}{\text{SREG}(s)\leftarrow 1}$ | None SREG(s) | 1 |
| BSET | Rd s | Flag Set | $SREG(s) \leftarrow 1$ | SREG(s) | 1 |
| BSET BCLR | Rd s s | Flag Set Flag Clear | SREG(s) ← 1 SREG(s) ← 0 | SREG(s) SREG(s) | 1 1 |
| BSET BCLR BST | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T | $\begin{array}{c} SREG(s) \leftarrow 1\\ \\ SREG(s) \leftarrow 0\\ \\ T \leftarrow Rr(b) \end{array}$ | SREG(s) SREG(s) T | 1 1 1 |
| BSET BCLR BST BLD | Rd s s | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register | $\begin{array}{c} SREG(s) \leftarrow 1\\ \\ SREG(s) \leftarrow 0\\ \\ T \leftarrow Rr(b)\\ \\ \\ Rd(b) \leftarrow T \end{array}$ | SREG(s) SREG(s) T None | 1 1 1 1 |
| BSET BCLR BST BLD SEC | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry | $\begin{array}{c} SREG(s) \leftarrow 1\\ \\ SREG(s) \leftarrow 0\\ \\ T \leftarrow Rr(b)\\ \\ \\ Rd(b) \leftarrow T\\ \\ \\ C \leftarrow 1 \end{array}$ | SREG(s) SREG(s) T None C | 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry | $\begin{array}{c} SREG(s) \leftarrow 1\\ \\ SREG(s) \leftarrow 0\\ \\ T \leftarrow Rr(b)\\ \\ \\ Rd(b) \leftarrow T\\ \\ \\ C \leftarrow 1\\ \\ \\ C \leftarrow 0 \end{array}$ | SREG(s) SREG(s) T None C C C | 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag | $\begin{array}{c} SREG(s) \leftarrow 1\\ \\ SREG(s) \leftarrow 0\\ \\ T \leftarrow Rr(b)\\ \\ \\ Rd(b) \leftarrow T\\ \\ \\ C \leftarrow 1\\ \\ \\ C \leftarrow 0\\ \\ \\ N \leftarrow 1 \end{array}$ | SREG(s) SREG(s) T None C C C N | 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag | $\begin{array}{c} SREG(s) \leftarrow 1\\ SREG(s) \leftarrow 0\\ T \leftarrow Rr(b)\\ Rd(b) \leftarrow T\\ C \leftarrow 1\\ C \leftarrow 0\\ N \leftarrow 1\\ N \leftarrow 0\end{array}$ | SREG(s) SREG(s) T None C C C N N | 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag | $\begin{array}{c} SREG(s) \leftarrow 1\\ SREG(s) \leftarrow 0\\ T \leftarrow Rr(b)\\ Rd(b) \leftarrow T\\ C \leftarrow 1\\ C \leftarrow 0\\ N \leftarrow 1\\ N \leftarrow 0\\ Z \leftarrow 1\end{array}$ | SREG(s) SREG(s) T None C C C N N N Z | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag | $\begin{array}{c} SREG(s) \leftarrow 1\\ SREG(s) \leftarrow 0\\ T \leftarrow Rr(b)\\ Rd(b) \leftarrow T\\ C \leftarrow 1\\ C \leftarrow 0\\ N \leftarrow 1\\ N \leftarrow 0\\ Z \leftarrow 1\\ Z \leftarrow 0\end{array}$ | SREG(s) SREG(s) T None C C C N N | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable | $\begin{array}{c} SREG(s) \leftarrow 1\\ SREG(s) \leftarrow 0\\ T \leftarrow Rr(b)\\ Rd(b) \leftarrow T\\ C \leftarrow 1\\ C \leftarrow 0\\ N \leftarrow 1\\ N \leftarrow 0\\ Z \leftarrow 1\\ Z \leftarrow 0\\ I \leftarrow 1\end{array}$ | SREG(s) SREG(s) T None C C C N N N Z Z Z I | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable | $\begin{array}{c c} SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \\ \hline N \leftarrow 0 \\ \hline Z \leftarrow 1 \\ \hline Z \leftarrow 0 \\ \hline I \leftarrow 1 \\ \hline I \leftarrow 0 \end{array}$ | SREG(s) SREG(s) T None C C N Z Z I | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable | $\begin{array}{c} SREG(s) \leftarrow 1\\ SREG(s) \leftarrow 0\\ T \leftarrow Rr(b)\\ Rd(b) \leftarrow T\\ C \leftarrow 1\\ C \leftarrow 0\\ N \leftarrow 1\\ N \leftarrow 0\\ Z \leftarrow 1\\ Z \leftarrow 0\\ I \leftarrow 1\end{array}$ | SREG(s) SREG(s) T None C C C N N N Z Z Z I | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable | $\begin{array}{c c} SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \\ \hline N \leftarrow 0 \\ \hline Z \leftarrow 1 \\ \hline Z \leftarrow 0 \\ \hline I \leftarrow 1 \\ \hline I \leftarrow 0 \end{array}$ | SREG(s) SREG(s) T None C C N Z I S S | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag | $\begin{array}{c c} SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \\ \hline N \leftarrow 0 \\ \hline Z \leftarrow 1 \\ \hline Z \leftarrow 0 \\ \hline I \leftarrow 1 \\ \hline I \leftarrow 0 \\ \hline S \leftarrow 1 \end{array}$ | SREG(s) SREG(s) T None C C N Z Z I S | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag | $\begin{array}{c c} SREG(s) \leftarrow 1 \\ \hline SREG(s) \leftarrow 0 \\ \hline T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline C \leftarrow 0 \\ \hline N \leftarrow 1 \\ \hline Z \leftarrow 1 \\ \hline Z \leftarrow 0 \\ \hline I \leftarrow 1 \\ \hline I \leftarrow 0 \\ \hline S \leftarrow 1 \\ \hline S \leftarrow 0 \end{array}$ | SREG(s) SREG(s) T None C C N Z I S S | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Negative Flag Clear Plag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Twos Complement Overflow. Clear Twos Complement Overflow | $\begin{array}{c c} & SREG(s) \leftarrow 1 \\ & SREG(s) \leftarrow 0 \\ & T \leftarrow Rr(b) \\ \hline & Rd(b) \leftarrow T \\ & C \leftarrow 1 \\ & C \leftarrow 0 \\ & N \leftarrow 1 \\ & N \leftarrow 0 \\ & Z \leftarrow 1 \\ & Z \leftarrow 0 \\ & I \leftarrow 1 \\ & I \leftarrow 0 \\ & S \leftarrow 1 \\ & S \leftarrow 0 \\ & V \leftarrow 1 \\ & V \leftarrow 0 \end{array}$ | SREG(s) SREG(s) T None C C N Z Z I S S V V | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV | Rd s s Rr, b | Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Clear Sero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow. | $\begin{array}{c c} SREG(s) \leftarrow 1 \\ SREG(s) \leftarrow 0 \\ T \leftarrow Rr(b) \\ \hline Rd(b) \leftarrow T \\ \hline C \leftarrow 1 \\ \hline C \leftarrow 0 \\ N \leftarrow 1 \\ \hline Z \leftarrow 0 \\ \hline I \leftarrow 0 \\ \hline Z \leftarrow 0 \\ \hline I \leftarrow 1 \\ \hline I \leftarrow 0 \\ \hline S \leftarrow 1 \\ \hline S \leftarrow 0 \\ \hline V \leftarrow 1 \\ \end{array}$ | SREG(s) SREG(s) T None C C N Z I S S V | 1 1 |





Instruction Set Summary (Continued)

| CLH | Clear Half Carry Flag in SREG | $H \leftarrow 0$ | Н | 1 |
|-------|-------------------------------|--|------|---|
| NOP | No Operation | | None | 1 |
| SLEEP | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |

Ordering Information

| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range |
|-------------|--------------|----------------|---------|-----------------|
| 4 | 2.7 - 5.5V | ATmega163L-4AC | 44A | Commercial |
| | | ATmega163L-4PC | 40P6 | (0°C to 70°C) |
| | | ATmega163L-4AI | 44A | Industrial |
| | | ATmega163L-4PI | 40P6 | (-40°C to 85°C) |
| 8 | 4.0 - 5.5V | ATmega163-8AC | 44A | Commercial |
| | | ATmega163-8PC | 40P6 | (0°C to 70°C) |
| | | ATmega163-8AI | 44A | Industrial |
| | | ATmega163-8PI | 40P6 | (-40°C to 85°C) |


| Package Type | | |
|--------------|---|--|
| 44A | 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) | |
| 40P6 | 40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP) | |






Packaging Information

44A











Erratas

ATmega163(L) Errata Rev. F

- Increased Interrupt Latency
- Interrupts Abort TWI Power-down
- TWI Master Does not Accept Spikes on Bus Lines
- TWCR Write Operations Ignored
- PWM not Phase Correct
- TWI is Speed Limited in Slave Mode

6. Increased Interrupt Latency

In this device, some instructions are not interruptable, and will cause the interrupt latency to increase. The only practical problem concerns a loop followed by a twoword instruction while waiting for an interrupt. The loop may consist of a branch instruction or an absolute or relative jump back to itself like this:

loop: rjmp loop

<Two-word instruction>

In this case, a dead-lock situation arises.

Problem Fix/Workaround

In assembly, insert a nop instruction immediately after a loop to itself. The problem will normally be detected during development. In C, the only construct that will give this problem is an empty "for" loop; "for(;;)". Use "while(1)" or "do{} while (1)" to avoid the problem.

5. Interrupts Abort TWI Power-down

TWI Power-down operation may be aborted by other interrupts. If an interrupt (e.g., INT0) occurs during TWI Power-down address watch and wakes the CPU up, the TWI aborts operation and returns to its idle state.

Problem Fix/Workaround

Ensure that the TWI Address Match is the only enabled interrupt when entering Power-down.

4. TWI Master Does not Accept Spikes on Bus Lines

When the part operates as Master, and the bus is idle (SDA = 1; SCL = 1), generating a short spike on SDA (SDA = 0 for a short interval), no interrupt is generated, and the status code is still \$F8 (idle). But when the software initiates a new start condition and clears TWINT, nothing happens on SDA or SCL, and TWINT is never set again.

Problem Fix/Workaround

Either of the following:

- 1. Ensure that no spikes occur on SDA or SCL lines.
- 2. Receiving a valid START condition followed by a STOP condition provokes a bus error reported as a TWI interrupt with status code \$00.
- 3. In a Single Master systems, the user should write the TWSTO bit immediately before writing the TWSTA bit.

3. TWCR Write Operation Ignored

Repeated write to TWCR must be delayed. If a write operation to TWCR is immediately followed by another write operation to TWCR, the first write operation may be ignored.

Problem Fix/Workaround

Ensure at least one instruction (e.g., nop) is executed between two writes to TWCR.

2. PWM not Phase Correct

In Phase-correct PWM mode, a change from OCRx = TOP to anything less than TOP does not change the OCx output. This gives a phase error in the following period.

Problem Fix/Workaround

Make sure this issue is not harmful to the application.

1. TWI is Speed Limited in Slave Mode

When the two-wire Serial Interface operates in Slave mode, frames may be undetected if the CPU frequency is less than 64 times the bus frequency.

Problem Fix/Workaround

Ensure that the CPU frequency is at least 64 times the TWI bus frequency.





Change Log

Changes from Rev. 1142C-09/01 to Rev. 1142D-09/02

Changes from Rev. 1142D-09/09 to Rev. 1142E-02/03 This section containes a log on the changes made to the data sheet for ATmega163. All refereces to pages in Change Log, are referred to this document.

- 1. Added "Not Recommend for New Designs. Use ATmega16.".
- 1. Updated Table 52, "Boot Reset Fuse," on page 136.
- 2. Corrected pin numbers in Figure 62 on page 113.
- 3. Corrected a constant in the Boot Loader code example on page 141.
- 4. Changed max bit rate for the TWI from 400 kHz to 217 kHz.
- 5. Removed redundant and harmful loop in a code example for Slave Receiver mode for the TWI on page 96.
- 6. Added AGND and AVCC in Figure 81 on page 145 and Figure 86 on page 154.
- 7. Updated the "Packaging Information" on page 178.
- 8. Added "Erratas" on page 180.

| Table of Contents | Features | . 1 |
|-------------------|--|------|
| | Pin Configurations | . 2 |
| | Description | . 3 |
| | Block Diagram | |
| | Pin Descriptions | |
| | Clock Options | |
| | Timer Oscillator | 6 |
| | Architectural Overview | . 7 |
| | The General Purpose Register File | 10 |
| | The ALU – Arithmetic Logic Unit | |
| | The In-System Self-Programmable Flash Program Memory | |
| | The SRAM Data Memory | |
| | The Program and Data Addressing Modes | |
| | The EEPROM Data Memory | |
| | Memory Access Times and Instruction Execution Timing | |
| | I/O Memory | |
| | Reset and Interrupt Handling | . 21 |
| | Sleep Modes | 35 |
| | Calibrated Internal RC Oscillator | 37 |
| | Timer/Counters | 39 |
| | Timer/Counter Prescalers | . 39 |
| | 8-bit Timer/Counter0 | |
| | 16-bit Timer/Counter1 | |
| | 8-bit Timer/Counter 2 | |
| | Watchdog Timer | 60 |
| | EEPROM Read/Write Access | 62 |
| | Preventing EEPROM Corruption | |
| | Serial Peripheral Interface – SPI | 65 |
| | SS Pin Functionality | |
| | Data Modes | |
| | | 70 |
| | | |
| | Data Transmission | |
| | Data Reception | |
| | UART Control | |
| | Double Speed Transmission | 78 |





| Two-wire Serial Interface (Byte Oriented) | . 80 |
|---|-------|
| Two-wire Serial Interface Modes | |
| Master Transmitter Mode | 86 |
| Master Receiver Mode | 86 |
| Slave Receiver Mode | 87 |
| Slave Transmitter Mode | 88 |
| Miscellaneous States | 88 |
| The Analog Comparator | 102 |
| Analog Comparator Multiplexed Input | |
| | - |
| Analog to Digital Converter | 105 |
| Feature List | 105 |
| Operation | 106 |
| Prescaling and Conversion Timing | 107 |
| ADC Noise Canceler Function | |
| Scanning Multiple Channels | |
| ADC Noise Canceling Techniques | 113 |
| ADC Characteristics | 114 |
| | |
| I/O Ports | |
| Port A | |
| Port B | |
| Port C | |
| Port D | 128 |
| Memory Programming | 134 |
| Boot Loader Support | 134 |
| Self-Programming the Flash | 136 |
| Preventing Flash Corruption | . 141 |
| Program and Data Memory Lock Bits | 143 |
| Fuse Bits | . 144 |
| Signature Bytes | 144 |
| Calibration Byte | 144 |
| Parallel Programming | 145 |
| Parallel Programming Characteristics | 153 |
| Serial Downloading | 154 |
| Serial Programming Characteristics | 159 |
| Electrical Characteristics | 160 |
| Absolute Maximum Ratings* | 160 |
| External Clock Drive Waveforms | 161 |
| External Clock Drive | 162 |

| Two-wire Serial Interface Characteristics | 163 |
|---|-------|
| Typical Characteristics | 165 |
| Register Summary | 172 |
| Instruction Set Summary | 174 |
| Ordering Information | 177 |
| Packaging Information | |
| 44A | . 178 |
| 40P6 | . 179 |
| Erratas | |
| ATmega163(L) Errata Rev. F | . 180 |
| Change Log | |
| Changes from Rev. 1142C-09/01 to Rev. 1142D-09/02 | . 182 |
| Changes from Rev. 1142D-09/09 to Rev. 1142E-02/03 | |
| Table of Contents | i |





iv ATmega163(L) i

1142E-AVR-02/03



Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00

FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2003.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® and AVR® are the registered trademarks of Atmel.

Other terms and product names may be the trademarks of others.

