

True +3V or +5V RS-232 Line Driver/Receiver


- Operates from 3.3V or 5V Power Supply
- Meets True EIA/TIA-232-F Standards from a +3.0V to +5.5V Power Supply
- Meets EIA-562 Specifications at V_{cc}≥ 2.7V
- Two Drivers and Receivers
- Operates with 0.1µF Capacitors
- High Data Rate 120kbps Under Load
- Low Power Shutdown ≤1μA
- 3-State TTL/CMOS Receiver Outputs
- Low Power CMOS <1mA Operation
- Improved ESD Specifications: ±15kV Human Body Model ±15kV IEC1000-4-2 Air Discharge

+8kV IEC1000-4-2 Contact Discharge



DESCRIPTION

The **Sipex SP385E-1** is an enhanced version of the **Sipex** SP200 family of RS232 line drivers/receivers. The **SP385E-1** offers +3.3V operation for EIA-562 and EIA-232 applications. The **SP385E-1** maintains the same performance features offered in its predecessors. The **SP385E-1** is available in plastic SOIC or SSOP packages operating over the commercial and industrial temperature ranges. The **SP385E-1** is pin compatible to the LTC1385 EIA-562 transceiver, except the drivers in the **SP385E-1** can only be disabled with the ON/OFF pin.



ABSOLUTE MAXIMUM RATINGS

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V	+6V
V ⁺	(Vcc-0.3V) to +13.2V
V	13.2V
Input Voltages	
T _{IN}	-0.3 to (Vcc +0.3V)
R _{IN}	±15Ý

Output Voltages	
T _{OUT}	(V+, +0.3V) to (V-, -0.3V)
R _{out}	-0.3V to (Vcc +0.3V)
Short Circuit Duration	,
Т _{оит}	Continuous
Power Dissipation	
CERDIP	675mW
(derate 9.5mW/°C above +70°C)	
Plastic DIP	375mW
(derate 7mW/°C above +70°C)	
Small Outline	375mW
(derate 7mW/°C above +70°C)	

SPECIFICATIONS

 $V_{CC} = +3.3V \pm 10\%; cap \ on \ (V+) \ and \ (V\cdot) = 1.0\mu F, \ C1 = C2 = 0.1\mu F; T_{MIN} \ to \ T_{MAX} \ unless \ otherwise \ noted.$


PARAMETERS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
TTL INPUT					
Logic Threshold					<u></u>
Low			0.8	Volts	T_{IN} ; ON/ \overline{OFF} Vcc = 3.3V
High	2.0			Volts	T_{IN} ; ON/OFF Vcc = 3.3V
Logic Pullup Current		0.01	200	μΑ	$T_{IN} = 0V$
Maximum Data Rate	120			kbps	$C_L = 2500 pF, R_L = 3k\Omega$
TTL OUTPUT					
TTL/CMOS Output					
Voltage, Low			0.4	Volts	$I_{OUT} = 1.6 \text{mA}$; $Vcc = 3.3 \text{V}$
Voltage, High	V _{CC} -0.6			Volts	$I_{OUT} = -1.0 \text{mA}$
Leakage Current; T _A = +25°C		0.05	±10	μΑ	$ON/\overline{OFF} = 0V, 0 \le V_{OUT} \le V_{CC}$
EIA-562 OUTPUT					,
Output Voltage Swing	±3.7	±4.2		Volts	All transmitter outputs loaded
					with $3k\Omega$ to ground
Power-Off Output Resistance	300			Ω	$V_{CC} = 0V; V_{OUT} = \pm 2V$
Output Short Circuit Current		±35		mA	Infinite duration
EIA-562 INPUT					
Voltage Range	-15		+15	Volts	
Voltage Threshold					
Low	0.6	1.2		Volts	$V_{CC} = 3.3V, T_A = +25^{\circ}C$
High		1.5	2.4	Volts	$V_{CC} = 3.3V, T_A = +25^{\circ}C$
Hysteresis		0.5	1.0	Volts	$V_{CC} = 3.3V, T_A = +25^{\circ}C$
Resistance	3	5	7	kΩ	$V_{IN} = 15V \text{ to } -15V$
DYNAMIC CHARACTERISTICS					,
Driver Propagation Delay		1.0		μS	TTL to RS-562
Receiver Propagation Delay		0.3		μS	RS-562 to TTL
Instantaneous Slew Rate			30	V/μs	$C_L = 10pF$, $R_L = 3k\Omega - 7k\Omega$;
					$T_A = +25^{\circ}C$
Transition Region Slew Rate		10		V/μs	$C_L = 2500 \text{pF}, R_L = 3k\Omega;$
					measured from +2V to -2V
Output Enable Time		200		20	or -2V to +2V
Output Enable Time Output Disable Time		200		ns ns	
· .		200		115	
POWER REQUIREMENTS		0.5		^	No load T (25°C)
V _{CC} Power Supply Current		0.5	6	mA	No load, T_A = +25°C;
		8		m ^	$V_{CC} = 3.3V$ All transmitters $R_1 = 3k\Omega$
		°		mA	$T_A = +25^{\circ}C$
Shutdown Supply Current		0.010	5	μΑ	$V_{CC} = 3.3V, T_A = +25^{\circ}C$
Grididown Supply Current		0.010	3	μΑ	V _{CC} = 3.3V, 1 _A = +23 C
	[

SPECIFICATIONS


 V_{CC} = +3.3V ± 10%; cap on (V+) and (V·) = 1.0 μ F, C1 = C2 = 0.1 μ F; T_{MIN} to T_{MAX} unless otherwise noted.

TTL INPUT Logic Threshold Low 0.8 Volts T_{IN} ; ON/\overline{OFF} High 2.4 Volts T_{IN} ; ON/\overline{OFF} Logic Pullup Current 0.01 200 μA T_{IN} = 0V Maximum Data Rate 120 kbps C_L = 2500pF, R_L = 3 TTL OUTPUT TTL/CMOS Output 0.4 Volts I_{OLT} = 1.6mA; Vcc =	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Logic Pullup Current 0.01 200 μA $I_{IN} = 0V$ Maximum Data Rate 120 $kbps$ $C_{L} = 2500pF, R_{L} = 3$ TTL OUTPUT $TTL/CMOS$ Output	
Logic Pullup Current 0.01 200 μA $I_{IN} = 0V$ Maximum Data Rate 120 $kbps$ $C_{L} = 2500pF, R_{L} = 3$ TTL OUTPUT $TTL/CMOS$ Output	
TTL OUTPUT TTL/CMOS Output	
TTL/CMOS Output	ı <i>5\/</i>
	ı. 5 \/
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	15\/
voltage, Low 0.4 volts I _{out} = 1.6MA, vcc =	- 3∨
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$.,
Leakage Current; $T_A = +25^{\circ}C$ 0.05 ± 10 μA $EN = V_{CC}$, $0V \le V_{OU}$	_ ≤ V _{CC}
EIA-232 OUTPUT	
Output Voltage Swing ±5 ±9 Volts All transmitter output	
with 3kΩ to ground.	N /
Power-Off Output Resistance 300 Ω $V_{CC} = 0V; V_{OUT} = \pm 20$ Output Short Circuit Current ± 35 mA Infinite duration	ĽV
·	
EIA-562 INPUT	
Voltage Range -15 +15 Volts Voltage Threshold	
Low 0.8 1.5 Volts V = 5V. T. = +25°	C
High 1.8 2.4 Volts $V_{cc} = 5V, T_{c} = +25^{\circ}$	C
Hysteresis 0.5 1.0 Volts $V_{cc} = 5V$, $T_{A} = +25^{\circ}$	Č
DYNAMIC CHARACTERISTICS	
Propagation Delay, RS-232 to TTL 1 µs TTL to RS-562	
Instantaneous Slew Rate 30 V/μs C = 10pF, R = 3kΩ	- 7kΩ;
Transition Region Slew Rate 10 V/μs C _L ² = 2500pF, R _L = 3 measured from +3V	kΩ;
	to -3V
Output Enable Time 200 ns or -3V to +3V	
Output Enable Time 200 ns Output Disable Time 200 ns	
POWER REQUIREMENTS	
T _A = $+25^{\circ}$ C; V _{CC} = 5V 25 mA AÎl transmitters R _L =	: 3kQ:
T. = +25°C	J. 100,
Shutdown Supply Current 1 10 μ A $V_{CC} = 5V$, $T_A = +25^{\circ}$ C μ A	С


PERFORMANCE CURVES



PINOUT



TYPICAL OPERATING CIRCUIT



FEATURES...

The **Sipex SP385E-1** is a +3V to +5V EIA-232/EIA-562 line transceiver. It is a pin-for-pin alternative for the SP310A and will operate in the same socket with 0.1μF capacitors, either polarized or non–polarized, in +3V supplies. The **SP385E-1** offers the same features such as 120kbps guaranteed transmission rate, increased drive current for longer and more flexible cable configurations, low power dissipation and overall ruggedized construction for commercial and industrial environments. The **SP385E-1** also includes a shutdown feature that tri-states the drivers and the receivers.

The **SP385E-1** includes a charge pump voltage converter which allows it to operate from a single $+3.3\mathrm{V}$ or $+5\mathrm{V}$ supply. These converters double the V_{CC} voltage input in order to generate the EIA-232 or EIA-562 output levels. For $+5\mathrm{V}$ operation, the **SP385E-1** driver outputs adhere to all EIA-232-F and CCITT V.28 specifications. While at $+3.3\mathrm{V}$ operation, the outputs adhere to EIA-562 specifications. Due to **Sipex's** efficient charge pump design, the charge pump levels and the driver outputs are less noisy than other 3V EIA-232 transceivers.

The **SP385E-1** has a single control line which simultaneously shuts down the internal DC/DC converter and puts all transmitter and receiver outputs into a high impedance state.

The **SP385E-1** is available in 18-pin plastic SOIC and 20-pin plastic SSOP packages for operation over commercial and industrial temperature ranges. Please consult the factory for surface-mount packaged parts supplied on tape-on-reel as well as parts screened to MIL-M-38510.

The **SP385E-1** is ideal for +3.3V battery applications requiring low power operation. The charge pump strength allows the drivers to provide ±4.0V signals, plenty for typical EIA-562 applications since the EIA-562 receivers have input sensitivity levels of less than ±3V.

THEORY OF OPERATION

The **SP385E-1** device is made up of three basic circuit blocks — 1) a driver/transmitter, 2) a receiver and 3) a charge pump.

Driver/Transmitter

The drivers are inverting level transmitters, that convert TTL or CMOS logic levels to ±5.0V EIA/TIA-232 levels inverted relative to the input logic levels. Typically the RS-232 output voltage swing is ±5.5V with no load and at least ±5V minimum fully loaded. The driver outputs are protected against infinite short-circuits to ground without degradation in reliability. Driver outputs will meet EIA/TIA-562 levels of ±3.7V with supply voltages as low as 2.7V.

The instantaneous slew rate of the transmitter output is internally limited to a maximum of $30V/\mu s$ in order to meet the standards [EIA 232-D 2.1.7, Paragraph (5)]. However, the transition region slew rate of these enhanced products is typically $10V/\mu s$. The smooth transition of the loaded output from V_{OL} to V_{OH} clearly meets the monotonicity requirements of the standard [EIA 232-D 2.1.7, Paragraphs (1) & (2)].

Receivers

The receivers convert RS-232 input signals to inverted TTL signals. Since the input is usually from a transmission line, where long cable lengths and system interference can degrade the signal, the inputs have a typical hysteresis margin of 500mV. This ensures that the receiver is virtually immune to noisy transmission lines.

The input thresholds are 0.8V minimum and 2.4V maximum, again well within the $\pm 3V$ RS-232 requirements. The receiver inputs are also protected against voltages up to $\pm 15V$. Should an input be left unconnected, a $5k\Omega$ pull-down resistor to ground will commit the output of the receiver to a high state.

In actual system applications, it is quite possible for signals to be applied to the receiver inputs before power is applied to the receiver circuitry. This occurs for example when a PC user attempts to print only to realize the printer wasn't turned on. In this case an RS-232 signal from the PC will appear on the receiver input at the printer. When the printer power is turned on, the receiver will operate normally. All of these enhanced devices are fully protected.

CHARGE PUMP

The charge pump is a **Sipex**–patented design (5,306,954) and uses a unique approach compared to older less–efficient designs. The charge pump still requires four external capacitors, but uses a four–phase voltage shifting technique to attain symmetrical 10V power supplies. There is a free–running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

— V_{SS} charge storage —During this phase of the clock cycle, the positive side of capacitors C_1 and C_2 are initially charged to +5V. C_1^+ is then switched to ground and the charge in C_1^- is transferred to C_2^- . Since C_2^+ is connected to +5V, the voltage potential across capacitor C_2 is now 10V.

Phase 2

— V_{SS} transfer — Phase two of the clock connects the negative terminal of C_2 to the V_{SS} storage capacitor and the positive terminal of C_2 to ground, and transfers the generated –l0V to C_3 . Simultaneously, the positive side of capacitor C_1 is switched to +5V and the negative side is connected to ground.

Phase 3

— V_{DD} charge storage — The third phase of the clock is identical to the first phase — the charge transferred in C_1 produces –5V in the negative terminal of C_1 , which is applied to




Figure 1. Charge Pump — Phase 1

the negative side of capacitor C_2 . Since C_2^+ is at +5V, the voltage potential across C_2 is 10V.

Phase 4

— $V_{\rm DD}$ transfer — The fourth phase of the clock connects the negative terminal of ${\rm C_2}$ to ground,

and transfers the generated l0V across $\rm C_2$ to $\rm C_4$, the $\rm V_{\rm DD}$ storage capacitor. Again, simultaneously

with this, the positive side of capacitor C_1 is switched to +5V and the negative side is connected to ground, and the cycle begins again.

Since both V^+ and V^- are separately generated from $V_{CC};$ in a no–load condition V^+ and V^- will

be symmetrical. Older charge pump approaches that generate V^- from V^+ will show a decrease in the magnitude of V^- compared to V^+ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 15kHz. The external capacitors can be as low as $0.1\mu F$ with a 16V breakdown voltage rating.




Figure 2. Charge Pump — Phase 2




Figure 3. Charge Pump Waveforms




Figure 4. Charge Pump — Phase 3




Figure 5. Charge Pump — Phase 4

Shutdown (ON/OFF)

The **SP385E-1** has a shut-down/standby mode to conserve power in battery-powered systems. To activate the shutdown mode, which stops the operation of the charge pump, a logic "0" is applied to the appropriate control line. The shutdown mode is controlled on the **SP385E-1** by a logic "0" on the ON/OFF control line (pin 18 for the SOIC and pin 20 for the SSOP packages); this puts the transmitter outputs in a tri-state mode.

ESD Tolerance

The SP385E-1 device incorporates rugge-dized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electro-static discharges and associated transients. The improved ESD tolerance is at least ±15KV without damage nor latch-up.

There are different methods of ESD testing applied:

- a) MIL-STD-883, Method 3015.7
- b) IEC1000-4-2 Air-Discharge
- c) IEC1000-4-2 Direct Contact

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified

in MIL-STD-883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body's potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in *Figure 6*. This method will test the IC's capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

The IEC-1000-4-2, formerly IEC801-2, is generally used for testing ESD on equipment and systems. For system manufacturers, they must guarantee a certain amount of ESD protection since the system itself is exposed to the outside environment and human presence. The premise with IEC1000-4-2 is that the system is required to withstand an amount of static electricity when ESD is applied to points and surfaces of the equipment that are accessible to personnel during normal usage. The transceiver IC receives most of the ESD current when the ESD source is applied to the connector pins. The test circuit for IEC1000-4-2 is shown on *Figure 7*. There are two methods within IEC1000-4-2, the Air Discharge method and the Contact Discharge method.




Figure 6. ESD Test Circuit for Human Body Model




Figure 7. ESD Test Circuit for IEC1000-4-2




Figure 8. ESD Test Waveform for IEC1000-4-2

With the Air Discharge Method, an ESD voltage is applied to the equipment under test (EUT) through air. This simulates an electrically charged person ready to connect a cable onto the rear of the system only to find an unpleasant zap just before the person touches the back panel. The high energy potential on the person discharges through an arcing path to the rear panel of the system before he or she even touches the system. This energy, whether discharged directly or through air, is predominantly a function of the discharge current rather than the discharge voltage. Variables with an air discharge such as approach speed of the object carrying the ESD potential to the system and humidity will tend to change the discharge current. For example, the rise time of the discharge current varies with the approach speed.

The Contact Discharge Method applies the ESD current directly to the EUT. This method was devised to reduce the unpredictability of

the ESD arc. The discharge current rise time is constant since the energy is directly transferred without the air-gap arc. In situations such as hand held systems, the ESD charge can be directly discharged to the equipment from a person already holding the equipment. The current is transferred on to the keypad or the serial port of the equipment directly and then travels through the PCB and finally to the IC.

The circuit models in *Figures 6* and 7 represent the typical ESD testing circuit used for all three methods. The C_S is initially charged with the DC power supply when the first switch (SW1) is on. Now that the capacitor is charged, the second switch (SW2) is on while SW1 switches off. The voltage stored in the capacitor is then applied through R_S, the current limiting resistor, onto the device under test (DUT). In ESD tests, the SW2 switch is pulsed so that the device under test receives a duration of voltage.


For the Human Body Model, the current limiting resistor (R_s) and the source capacitor (C_s) are 1.5k Ω an 100pF, respectively. For IEC-1000-4-2, the current limiting resistor (R_s) and the source capacitor (C_s) are 330 Ω an 150pF, respectively.


The higher C_s value and lower R_s value in the IEC1000-4-2 model are more stringent than the Human Body Model. The larger storage capacitor injects a higher voltage to the test point when SW2 is switched on. The lower current limiting resistor increases the current charge onto the test point.

SP385E-1 Family	HUMAN BODY MODEL	IEC1000-4-2 Air Discharge Direct Contact Leve		
Driver Outputs	±15kV	±15kV	±8kV	4
Receiver Inputs	±15kV	±15kV	±8kV	4

Table 1. Transceiver ESD Tolerance Levels

PACKAGE: PLASTIC SMALL OUTLINE (SOIC) (WIDE)









DIMENSIONS (Inches) Minimum/Maximum (mm)	18-PIN
Α	0.090/0.104 (2.29/2.649))
A1	0.004/0.012 (0.102/0.300)
В	0.013/0.020 (0.330/0.508)
D	0.447/0.463 (11.35/11.74)
E	0.291/0.299 (7.402/7.600)
е	0.050 BSC (1.270 BSC)
Н	0.394/0.419 (10.00/10.64)
L	0.016/0.050 (0.406/1.270)
Ø	0°/8° (0°/8°)

PACKAGE: PLASTIC SHRINK SMALL OUTLINE (SSOP)







20-PIN
0.068/0.078 (1.73/1.99)
0.002/0.008 (0.05/0.21)
0.010/0.015 (0.25/0.38)
0.278/0.289 (7.07/7.33)
0.205/0.212 (5.20/5.38)
0.0256 BSC (0.65 BSC)
0.301/0.311 (7.65/7.90)
0.022/0.037 (0.55/0.95)
0°/8° (0°/8°)

ORDERING INFORMATION			
Part Number	Temperature Range	Package	
	0°C to +70°C		
	0°C to +70°C		
SP385E-1ET	–40°C to +85°C	18-pin SOIC	

CT and ET packages available Tape—on—Reel. Please consult the factory for pricing and availability for this option, and for parts screened to MIL—STD—883.



SIGNAL PROCESSING EXCELLENCE

Sipex Corporation

Headquarters and Sales Office 22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sales Office

233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.