SMP402

1-Watt Buck Regulator IC

20-72 VDC Input Non-isolated DC Output



Product Highlights

Integrated Power Switch and CMOS Controller

- Output power > 1 W from 48 VDC input
- · Adjustable output voltage
- Integrated solution minimizes overall size

High-voltage, Low-capacitance MOSFET Output

- Designed for ISDN T1 telecommunications applications
- · Low capacitance allows for high frequency operation

High-voltage Buck Regulator

- Internal pre-regulator self-powers the IC on start-up
- Designed for low power consumption
- Minimum external parts required

Built-In Self-protection Circuits

- · Undervoltage lockout
- · Thermal shutdown
- Input polarity/level sense

Figure 1. Typical Application.

Description

The SMP402, intended for non-isolated ISDN telecommunications power supply applications, combines a high voltage power MOSFET switch with a switchmode power system controller in a monolithic integrated circuit. Few external components are required to implement a low cost power supply which meets stringent ISDN specifications. High frequency operation reduces total power supply size.

The P-channel power MOSFET switch features include high voltage, low $R_{\rm DS(ON)}$, and low capacitance. Lower capacitance results in a reduction in gate drive power, and also facilitates higher frequency operation.

The controller section of the SMP402 contains all the blocks required to drive and control the power stage: start-up pre-regulator circuit, oscillator, bandgap reference, error amplifier, gate driver and level shift. Protection features include undervoltage lockout, thermal shutdown, and input polarity and level sensing.

The SMP402 is available in a 16-pin plastic SOIC package.




Figure 2. Pin Configuration.

ORDERING INFORMATION				
PART NUMBER	PACKAGE TOUTLINE RAN			
SMP402SC	S16A	0 to 120°C		




Figure 3. Functional Block Diagram.

Pin Functional Description

Pin 1:

 ${f V}_{{f IN}}$ is the high-voltage input to the switching regulator. This is the Source connection of the P-Channel power MOSFET pass transistor.

Pin 2:

 ${f V}_{LS}$ is an internal supply for the level shift circuit that drives the P-Channel MOSFET. A capacitor should be placed between ${f V}_{LS}$ and ${f V}_{IN}$ for bypassing. ${f V}_{LS}$ is normally 10 V below ${f V}_{IN}$.

Pin 3:

The power supply can be shut down by pulling **ENABLE** low.

Pin 4:

D GND is the common return point for the power and logic portions of the circuit.

Pin 5:

A GND is the common return point. R_{EXT} and C_{EXT} are directly connected to this point.

Pin 6:

The **SENSE**+input monitors the polarity and level of the input voltage through an external resistor for ISDN emergency standby sensing.

Pin 7:

The **SENSE**-input monitors the polarity and level of the input voltage through an external resistor for ISDN emergency standby sensing.

Pin 8:

A 20.5 $k\Omega$ resistor connected between \mathbf{R}_{EXT} and A GND sets the internal bias currents including oscillator charge and discharge currents.

Pin 9:

The oscillator frequency can be programmed by selecting the value of the capacitor connected between \mathbf{C}_{EXT} and A GND.

Pin 10:

V_{BIAS} can be connected to the output 5 V rail of the converter to reduce power dissipation. The internal 5 V regulator is cut off when the output is in regulation.

Pin 11:

EA OUT is the error amplifier output pin for connection to the external compensation network.

Pin 12:

EA IN is the error amplifier negative input for connection to the feedback and compensation networks.

Pin 13:

 V_s is the internal supply voltage. This pin is brought out for external bypassing.

Pin 14:

The **LEVEL** output indicates when the input voltage is in its normal operating range.

Pin 15:

The **POLARITY** output is used to notify a microprocessor of an emergency standby condition for ISDN applications.

Pin 16:

OUT is the Drain connection of the P-Channel pass transistor.

Functional Description

High Voltage Regulator

The high-voltage regulator provides the bias current required by the controller and driver circuitry. The pre-regulator consists of a high voltage MOSFET, a gate bias current source, and an error amplifier. The error amplifier regulates V_s to approximately 5 V by controlling the gate of the MOSFET.

In 5 V output applications, the control circuitry may also be operated by connecting the V_{BIAS} pin to the output 5 V rail of the converter to reduce power dissipation. The internal 5 V regulator is cut off automatically when the converter output is in regulation. Only the supply

current for the level shift stage ($\approx 50\,\mu A$) and the AC switching currents for the P-Channel output device are drawn from the V_{IN} supply under this condition. If unused, V_{BIAS} must be hardwired to A GND to disable the automatic switchover during power-up.

 V_{LS} is the level-shift supply for driving the gate of the internal P-channel MOSFET. The voltage at V_{LS} is approximately $10\,V$ below V_{IN} . V_s is the supply voltage for the controller and driver circuitry. External bypass capacitors connected to V_{LS} and V_s are required for filtering and reducing noise.

UV Lockout

During power-up, the undervoltage lockout circuit keeps the P-channel output transistor in the off state until the internal V_s supply is in regulation and the voltage sensed by the input monitor circuit is within the normal operation range (>12 V).

Band Gap Reference

V_{REF} is the 1.3 V reference voltage generated by the temperature-compensated bandgap reference and buffer. This voltage is used for setting thresholds for the error amplifier and over temperature circuit.



Functional Description (cont.)

Oscillator

The oscillator frequency can be adjusted by changing the external $C_{\rm EXT}$ capacitor. This capacitor is charged and discharged by switched constant current sources.

The voltage switch points are determined by hysteresis built into a comparator. The period of the waveform is determined by values of the current sources which set the rising and falling slopes of the sawtooth waveform. Maximum duty cycle is equal to the ratio of the charge time to the period. Clock and blanking signals are synthesized from the comparator output for use by the modulator.

Error Amplifier

The error amplifier consists of a high performance operational amplifier with the non-inverting input connected to the internal bandgap reference voltage. The output of the error amplifier directly controls the duty cycle of the power switch.

Pulse Width Modulator

The pulse width modulator implements a voltage-mode control loop, and generates the digital driver signal which controls the power switch. The duty cycle of the driver signal will change as a function of input voltage and load. Increasing the duty cycle causes the power supply output voltage to go up. Conversely, decreasing the duty cycle causes the output voltage to go down. The pulse width modulator compares the control voltage (error amplifier output) with the sawtooth voltage generated by the oscillator to produce the required duty cycle.

Thermal Shutdown

Temperature protection is provided by a precision analog circuit that turns the power switch off when the junction gets too hot (typically 140°C). The device will automatically reset and turn back on again when the junction has cooled past the hysteresis temperature level.

SENSE+ and SENSE- Inputs

SENSE+ and SENSE-are both current mirror inputs consisting of N-channel MOSFETs connected as diodes. The threshold voltage of each transistor is typically 1.7 V. An input current which exceeds the indicated threshold current will turn on the mirror transistor for an active-low signal.

POLARITY and LEVEL Outputs

The LEVEL output is high when the input current to either SENSE+ or SENSE- exceeds the LEVEL current threshold and the output voltage is in regulation. During normal operation, the POLARITY output is high when the input current to SENSE+ is above the POLARITY current threshold and the output voltage is in regulation. During emergency operation (when the DC input voltage is inverted), the POLARITY output is low when the input current to SENSE- exceeds the




Figure 4. Turn-on and Turn-off Waveforms of the SMP402.



Functional Description (cont.)

POLARITY current threshold. Regulation of the output voltage is detected by a comparator which looks for error amplifier saturation in the output high (maximum duty cycle) state.

Power supply turn on and turn off with a slowly changing input voltage is shown in Figure 4 as measured using the circuit shown in Figure 6. Also shown are the level and polarity outputs. The input voltage must rise above 32 V before the SMP402 will turn on. At this input voltage the current through R1 into the SENSE+ input exceeds the threshold current (typically 23 μ A), the LEVEL and POLARITY outputs go high, and

the power supply turns on. As the input voltage goes down, LEVEL will go low at approximately 30 V, but POLARITY will stay high. As the input voltage continues to drop, POLARITY goes low at approximately 12 V and the converter loses regulation at approximately 10 V and turns off. The LEVEL output will go high and the power supply turns on when the input voltage reaches -32 V. POLARITY stays low to indicate that the input voltage has reversed polarity. As the negative input voltage falls toward zero, LEVEL goes low at approximately -30 V and the converter loses regulation and turns off at approximately -10 V.

Enable

The power supply can be shut down by pulling the ENABLE pin low. It is internally pulled up to $V_{_{S}}$ with a 100 μA (nominal) current source. However, it is recommended that this pin be tied to $V_{_{S}}$ if it is unused.

P-Channel Output Transistor

The output MOSFET is a 90 V pass transistor capable of supplying >200 mA. To minimize switching noise and EMI, it is important to keep the path from OUT through the output diode, the input storage capacitor, and into $V_{\rm IN}$ as short as possible.

INPUT VOLTAGE CONDITION	POLARITY	LEVEL
Negative voltage, level too low	0	0
Negative voltage, correct level	0	1
Positive voltage, level too low	1	0
Positive voltage, correct level	1	1

Figure 5. LEVEL/POLARITY Truth Table. The LEVEL and POLARITY signals are only valid when the output voltage is in regulation.






Figure 6. Schematic Diagram of a Non-isolated 5 V, 1 W ISDN Regulator Circuit Utilizing the SMP402.

General Circuit Operation

The Buck DC-to-DC converter shown in Figure 6 produces a single non-isolated 5 V, 1 W power supply. The highvoltage P-channel MOSFET transistor in the SMP402 is turned on and off at the switching frequency. The ratio of ONtime to the switching period is defined as the duty cycle. The duty cycle changes with input voltage to maintain a constant average value of the switching waveform. The switching waveform is filtered by inductor L1 and capacitor C2 to produce the 5 V output. During the MOSFET ON-time, the switch current and inductor current ramp up at a linear rate. During the P channel MOSFET switch off time, the voltage across L1 reverses, forward biasing D6. Inductor and diode current then ramp down linearly until the MOSFET turns on again. During normal operation, inductor current ramps up and down around the average value (I_{OUT}) , which is actually the DC load current.

The 5 V output voltage is directly sensed and accurately regulated by an internal error amplifier. The error amplifier generates an error signal which directly controls the duty cycle of the integrated high-voltage P-channel MOSFET switch. The effective output voltage can be fine-tuned by adjusting the resistor divider formed by R5 and R6. Other output voltages are possible (up to approximately half the input voltage) by changing the value of L1 as well as the resistor divider.

Polarity of the DC input voltage can be either positive or negative. D1, D2, D3, and D4 "rectify" the DC input voltage to provide a positive polarity input voltage for the converter. C1 provides input voltage filtering. The SMP402 contains the integrated controller and high-voltage P-channel MOSFET which, together with D6, generates a pulse width modulated switching AC voltage waveform. L1 and C2 filter the AC voltage to create the 5 V output. C6 filters high-frequency noise currents. R5 and R6 sense and divide the 5 V output voltage for comparison with the internal

bandgap reference voltage. C4 and R4 provide control loop compensation feedback around the internal error amplifier. C3 bypasses the onboard V_c regulator. C11 sets the switching frequency. R3 is fixed to set internal currents accurately. C5 bypasses an internally-generated, level-shifted bias source of approximately 10 V, which is referenced to the positive side of the effective input voltage. This floating supply is used for biasing the P-channel MOSFET gate drivers. R1 and R2 sense the level and polarity of the DC input voltage. The current through R1 and the SENSE+ input or R2 and the SENSEinput must exceed 23 µA before the converter will turn on. R7 and R8 provide hysteresis for the SENSE+ and SENSE- inputs. Jumper JMP1 disables the self-bias feature of the SMP402.



General Circuit Operation (cont.)

The line and load regulation graphs were measured on the circuit shown in Figure 6. The switching frequency of the power supply was measured at 230 kHz.


The maximum output power curve shows


the power output capability for a $470 \,\mu\text{H}$ output filter inductor (L1).


The output power versus frequency curve was generated by characterization of the SMP402 at various frequencies. The

curve demonstrates the trade-off between AC and DC power losses within the device. As AC losses rise with frequency, DC losses and output power must be reduced to maintain the same device maximum power dissipation.


Typical Performance Characteristics (Figure 6 Power Supply)









EFFICIENCY vs. OUTPUT POWER







OUTPUT POWER vs. FREQUENCY





ABSOLUTE MAXIMUM RATINGS ¹					
V _{IN} Voltage80 V	Lead Temperature ⁽³⁾				
Drain-Source Voltage (V _{IN} to OUT)90 V	Power Dissipation1.0 W				
V _{BIAS} Voltage5.5 V	Thermal Impedance (θ_{1A}) 55°C/W				
SENSE Current	Thermal Impedance $(\theta_{1C}^{(4)})^{(4)}$				
OUT VoltageV _{IN} + 0.3 V to -4 V	- JC				
OUT Current250 mA	1. Unless noted, all voltages referenced to A GND, T _A =25°C				
Logic Input Voltage0.3 V to $V_s + 0.3 \text{ V}$	2. Normally limited by internal circuitry.				
Storage Temperature65 to 125°C	3. 1/16" from case for 5 seconds.				
Operating Junction Temperature ⁽²⁾ 0 to 150°C	4. Measured at pin 4/5.				

Parameter	Symbol	$ \begin{array}{c} \textbf{Conditions} \\ (\text{Unless Otherwise Specified}) \\ V_{\text{IN}} = 48 \text{ V}, \text{ V}_{\text{BIAS}} = 5 \text{ V}, \text{ GNDs} = 0 \text{ V} \\ R_{\text{EXT}} = 20.5 \text{ k}\Omega, \text{ C}_{\text{EXT}} = 120 \text{ pF} \\ R_{\text{S+}}, \text{ R}_{\text{S-}} = 1.2 \text{ M}\Omega, \text{ T}_{\text{j}} = 0 \text{ to } 120 ^{\circ}\text{C} \end{array} $	Min	Тур	Max	Units
OSCILLATOR						
Output Frequency	f _{osc}	C _{EXT} = 30 to 300 pF	50		500	kHz
Initial Accuracy	Δf_{OSC}		200	230	260	kHz
PULSE WIDTH N	ODULATO	DR .				
Duty Cycle	DC		0-50	0-70		%
ERROR AMPLIF	IER					
Threshold Voltage	V _{REF}		1.22		1.32	V
Gain-Bandwidth Product				0.5		MHz
DC Gain	A _{VOL}		60	80		dB
Common-mode Range	V _{EA IN}	See Note 2	0		3	V
Output Impedance	Z _{out}			1		kΩ



Parameter	Parameter Symbol		Conditions (Unless Otherwise Specified) $V_{IN} = 48 \text{ V}, V_{BIAS} = 5 \text{ V}, \text{ GNDs} = 0 \text{ V}$		Тур	Max	Units
		$R_{EXT} = 20.5 \text{ k}\Omega, C_{EXT}$ $R_{S+}, R_{S-} = 1.2 \text{ M}\Omega, T_{j} =$					
CIRCUIT PROTEC	CTION						
Thermal Shutdown Temperature		V _{IH} = 3.0 V	/	120	140		°C
Thermal Shutdown Hysteresis		V _{IL} = 0 V			15		°C
LOGIC							
Input Current High	I _{IH}				10	50	μΑ
Input Current Low	I _{IL}			-500	-100		μΑ
Input Voltage High	V _{IH}					3.0	V
Input Voltage Low	V _{IL}			1.0			V
Output Voltage High	V _{OH}	I _{OH} = -0.5 m	nA	3.5			V
Output Voltage Low	V _{OL}	I _{OL} = 0.5 mA				0.4	V
SENSE INPUTS							
Threshold Voltage	V _{SENSE+/-}				1.7	2.2	V
LEVEL Threshold Current	I _{LEVEL}			21	24	27	μΑ
POLARITY Threshold Current	I _{POLARITY}				5	7	μΑ
OUTPUT							
ON-State Resistance	R _{DS(ON)}	I _{OUT} = -100 mA	$T_{j} = 25^{\circ}C$ $T_{j} = 100^{\circ}C$			12 20	Ω
ON-State	ı	V _{DS} = 5 V	T _j = 25°C	200	500		mA
Current	D(ON)	See Note 1	T _j = 100°C	100	350		111/3



Parameter	Symbol	$ \begin{array}{c} \textbf{Conditions} \\ (\text{Unless Otherwise Specified}) \\ V_{\text{IN}} = 48 \text{ V}, \text{ V}_{\text{BIAS}} = 5 \text{ V}, \text{ GNDs} = 0 \text{ V} \\ R_{\text{EXT}} = 20.5 \text{ k}\Omega, \text{ C}_{\text{EXT}} = 120 \text{ pF} \\ R_{\text{S+}}, \text{ R}_{\text{S-}} = 1.2 \text{ M}\Omega, \text{ T}_{\text{j}} = 0 \text{ to } 120 ^{\circ}\text{C} \end{array} $	Min	Тур	Max	Units
OUTPUT (cont.)						
OFF-State Current	I _{DSS}	V _{IN} = 72 V, OUT = 0 V, T _A = 120°C	-50	-10		μΑ
Breakdown Voltage	BV _{DSS}	I _{OUT} = -250 μA, T _A = 25°C	90			V
SUPPLY						
HV Regulator Voltage	V _{IN}		12		72	٧
Off-line Supply	ı	V _{BIAS} = A GND		1.5	2.5	mA
Current	I _{IN}	$V_{BIAS} = 5 V$		1	1.5	111/3
V _{BIAS} Supply Voltage	V _{BIAS}		4.75		5.25	٧
V _{BIAS} Supply Current	I _{BIAS}			1	1.5	mA

NOTES:

- 1. At low output currents (< 20 mA), the part may operate in blocking oscillation mode, resulting in large output ripple.
- 2. Applying >3.5 V to the EA IN pin activates an internal test circuit that turns on the output switch continuously. Destruction of the part can occur if the output of the SMP402 is connected to a high voltage power source when the test circuit is activated.






Figure 7. Switching Time Test Circuit.




BREAKDOWN vs. TEMPERATURE




fPWM vs. EXTERNAL CAPACITANCE




COSS vs. DRAIN VOLTAGE




DRAIN CHARGE vs. DRAIN VOLTAGE




DRAIN CAPACITANCE ENERGY



PACKAGE POWER DERATING



TRANSIENT THERMAL IMPEDANCE



S16A Plastic SO-16 (W)

DIM	inches	mm
A	.398413	10.10-10.50
В	.050 BSC	1.27 BSC
С	.014018	0.36-0.46
E	.093104	2.35-2.65
F	.004012	0.10-0.30
J	.394418	10.01-10.62
L	.009012	0.23-0.32
М	.020040	0.51-1.02
N	.291299	7.40-7.60
1	I	ı


Notes:

- Notes:

 1. Package dimensions conform to JEDEC specification MS-013-AA for standard small outline (SO) package, 16 leads, 7.50 mm (.300 inch) body width (issue A, June 1985).

 2. Controlling dimensions are in mm.

 3. Dimensions are for the molded body and do not include mold flash or protrusions. Mold flash or protrusions. Mold flash or protrusions.
- protrusions shall not exceed .15 mm (.006 inch) on
- 4. Pin 1 side identified by chamfer on top edge of the package body or indent on Pin 1 end.





NOTES



NOTES



NOTES



Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein, nor does it convey any license under its patent rights or the rights of others.

PI Logo and **TOPSwitch** are registered trademarks of Power Integrations, Inc. ©Copyright 1994, Power Integrations, Inc. 477 N. Mathilda Avenue, Sunnyvale, CA 94086

WORLD HEADQUARTERS

Power Integrations, Inc. 477 N. Mathilda Avenue Sunnyvale, CA 94086

USA

Main: 408 • 523 • 9200 Customer Service: Phone: 408•523•9265 Fax: 408 • 523 • 9365

JAPAN

Power Integrations, K.K. Keihin-Tatemono 1st Bldg. 12-20 Shin-Yokohama 2-Chome, Kohoku-ku,

Yokohama-shi, Kanagawa 222

Japan

Phone: 81•(0)•45•471•1021 Fax: 81•(0)•45•471•3717 **AMERICAS**

For Your Nearest Sales/Rep Office Please Contact Customer Service Phone: 408•523•9265

Fax: 408 • 523 • 9365

ASIA & OCEANIA

For Your Nearest Sales/Rep Office Please Contact Customer Service

408 • 523 • 9265 Phone: 408 • 523 • 9365 Fax:

EUROPE & AFRICA

Power Integrations (Europe) Ltd.

Mountbatten House

Fairacres

Windsor SL4 4LE United Kingdom

Phone: 44•(0)•1753•622•208 Fax: 44•(0)•1753•622•209

APPLICATIONS HOTLINE

World Wide 408•523•9260

APPLICATIONS FAX

Americas 408 • 523 • 9361

Europe/Africa

44•(0)•1753•622•209

Japan 81•(0)•45•471•3717 Asia/Oceania 408•523•9364

