## TC5043P PROGRAMMABLE CR TIMER/DIVIDER

TC5043P is an timer consisting of CR oscillation circuit and frequency division circuit. The oscillation circuit is made up by externally installing one resistor and one capacitor, being able to be set in a wide range of cycle. The frequency division circuit consists of fixed stage of 1/1000 and variable stage of  $1/1 \sim 1/600$ , being capable of performing frequency division of 6  $\times$  10 max. Therefore, TC5043P can cover all the regions ranging from conventional CR timers to motor timers. This device is so designed that the external parts required may be reduced to the minimum by means of the built-in zener diode, auto reset circuit, and pull-up/pull-down resistance.

#### FEATURES:


- . Wide time range of timer  $(5ms \sim 1500Hr)$
- . Wide range of fine adjustment of oscillation frequency (±50% or over)
- . Low power consumption (2mW .... Typ.)
- . Little supply voltage regulation of oscillation cycle (1%/V)
- . Narrow temperature variations of oscillation cycle  $(0.02\%/^{\circ}C)$
- . Internal auto reset function
- . Precision CR oscillation circuit
- . Internal zener diode
- . Timer/Divider switchable
- . Simple display of time elapsed of oscillation
- . Programmable frequency division ratio able to be set in eight ways

## APPLICATIONS:


- . Industrial timers
- . Timers for various commercial equipment
- . Low-frequency oscillators

#### ABSOLUTE MAXIMUM RATINGS

CHARAC	CTERISTIC	SYMBOL	RATING	UNIT
DC Supply	y Voltage	$v_{\mathrm{DD}}$	V <sub>SS</sub> -0.5~V <sub>SS</sub> +12	
Input Voltage		$v_{IN}$	V <sub>SS</sub> -0.5~V <sub>DD</sub> +0.5	v
Output	ROUT, Q/10	V <sub>OUT</sub>	V <sub>SS</sub> -0.5 ~ V <sub>SS</sub> +12	
Voltage	$Q, \overline{Q}, OSC_{OUT}$	-001	$V_{SS}-0.5 \sim V_{DD}+0.5$	
DC Input	DC Input Current		±10	mA
Zener Current		$I_Z$	10	] """
Power Dissipation		PD_	300	mW
Operating Temperature Range		Topr	<b>-</b> 40 ∼ 85	°c
Storage T Range	Cemperature	Tstg	-65 ~ 150	




## PIN ASSIGNMENT




TRUTH	TRUTH TABLE									
R	T/D	INH	OPERATION							
L	*	*	RESET							
Н	Н	Н	TIMER OPERATION							
Н	L	Н	DIVIDER OPERATION							
Н	*	L	TEMPORARY STOP OF OPERATION							
* 1	Don't	Care								


#### SYSTEM DIAGRAM



## TIMING DIAGRAM (1)



# TIMING DIAGRAM



## PIN FUNCTION

PIN NO.	SYMBOL	FUNCTION
1	V <sub>SS</sub>	GND (OV) Pin
2	ADJUST	Pin for fine adjustment for oscillation frequency. Externally apply the voltage ranging from $0.2V_{\rm DD}$ to $0.55V_{\rm DD}$ .
3	osc <sub>IN</sub>	Oscillation circuit configuration pins : These pins start oscillation when resistor R is connected between OSCIN and OSCOUT and capa-
4	osc <sub>out</sub>	citor C between OSCIN and VSS, respectively. In case VADJ is 0.39VDD oscillation cycle becomes almost $T_{\rm OSC}=RC$ .
5	TIMER /DIVIER	Timer/divider switching input. At time of open (or "H" level), this device operates as a timer, and at time of "L" level it operates as a divider.
6	RESET	All the counters are reset at "L" level. At' the rising edge of this input, the device begins to count.
7	INHIBIT	When this pin is set at "L" level, the device keeps stopping oscillation during the period of "L" level state. The pin is used for temporary stop of oscillation. $^{\prime}$
8	RESET <sub>OUT</sub>	Only at time of timer operation, reset signal is output. (At the time when $\overline{\text{RESET}}$ = "L" and during the period of auto reset at the rising time of power supply, output is off.) For the divider mode, this pin should be open.
9	s <sub>0</sub>	$S_0 \sim S_3$ are frequency division ratio switching inputs of the counter. Eight time intervals can be predetermined by combining pins, $S_0 \sim S_2$ . ( $T = 1000 \times \frac{1}{fosc}$ )

PIN NO.	SYMBOL		FUNCTION								
		s <sub>2</sub>	H L H								
10	$s_1$	S <sub>0</sub> Time inter-*	L	Н	L	Н	L	Н	L	Н	
		vals of timer	T	3T	6T	10T	60т	30Т	300т	600т	
11	s <sub>2</sub>		* In the divider operation mode, the above time intervals of timer become half cycles of Q and $\overline{Q}_{\bullet}$								
12	Q	Q and $\overline{Q}$ are time-up outputs. After the end of time intervals,									
13	Q	,	Q reaches "H" level and $\overline{Q}$ reaches "L" level. While the divider is operating, these outputs oscillate at double the cycle of time range of timer.								
14	Q 10	Q/10 is a pin which outputs the elapsed time of timer, and outputs the pulse of 1/10 cycle of timer time. This is N-channel open drain output.									
15	v <sub>DD</sub>	Power supply p	Power supply pin								
16	ZD	The cathode to							-		

### OPERATIONAL DESCRIPTION


## 1. Oscillation Circuit

The oscillation circuit can be made up by connecting resistor R between  ${\rm OSC_{IN}}$  and  ${\rm OSC_{OUT}}$  and capacitor C between  ${\rm OSC_{IN}}$  and  ${\rm V_{SS}(GND)}$  as shown in Fig. 1.

This IC has two levels of built-in reference voltage  $\rm V_{H}(0.62~V_{DD})$  and reference voltage  $\rm V_{L}(=V_{ADJ})$  externally supplied to ADJ pin, and performs oscillation in such a form as the charge and discharge wave of CR runs between these two levels.

Therefore, oscillation cycle can be adjusted by varying the voltage of ADJ pin.

When  $V_{ADJ}$ ? 0.39  $V_{DD}$ , the oscillation cycle is decided from the equation of  $T_{OSC}$ =RC (T : [S], R[ $\Omega$ ], C[F]).  $V_{ADJ}$  should be used within the range of 0.2 $V_{DD} \sim 0.55 V_{DD}$ .



### 2. Counting circuit (Frequency dividing circuit)

This circuit consists of the fixed frequency dividing stage of 1/1000 and the variable frequency dividing stage of  $1/1 \sim 1/600$ .

Time intervals of timer can be predetermined in eight ways by combining three inputs of S0  $\sim$  S2.

Select Input	s <sub>2</sub>		L			Н				
	S <sub>1</sub>	I		F	I	I		Н		
	s <sub>0</sub>	L	Н	L	Н	L	Н	L	H_	
Time i		T	3т	6Т	10T	60T	30т	300T	600Т	

Note 1.

T=1000·T<sub>OSC</sub>

Note 2.

"L" level

may be open.

#### 3. Reset operation

The internal counter is kept reset by the built-in auto reset circuit until the power supply level reaches reset release voltage ( $V_{RD}$ ) at time of application of power. However, the power rising time of more than  $500\mu s$  should be taken for abrupt rising edge of power supply because there may be no possibility of the internal counter being reset. In case of the rising time of  $500\mu s$  or below, differentiation circuit is made up by adding the capacitor to  $\overline{RESET}$  terminal. (Refer to Fig. 2)

It is a matter of course that the internal circuit can be reset even by setting  $\overline{\text{RESET}}$  input at "L" level. When the reset operation is released, oscillating and counting operations start. The reset signal is being output to this IC.

In case where this pin  $(R_{OUT})$  is internally reset, it is off (at the rising time of power supply and during "L" level of RESET); therefore, this pin can be used for making the external circuit synchronize by use of pull-up resistance or equivalent. While  $R_{OUT}$  is not in use, it should be kept set open (or at "L" level).






Fig. 2 Auto Reset Circuit

#### 4. Inhibit operation

Oscillation can be stopped by setting  $\overline{\text{INHIBIT}}$  input at "L" level. Normal operation can be performed by setting  $\overline{\text{INHIBIT}}$  input open (or at "H" level).

#### 5. Divider function

When the T/D pin is set open (or at "H" level), this device operates as a timer. When this pin is set at "H" level, this divice can be used as a divider which continues operating oscillation/counting without creating time-up signal.

For the divider mode, however, ROUT cannot be used. (Open or "L").

# RECOMMENDED OPERATING CONDITIONS ( $v_{\rm SS}$ =0v)

ITEM	SYMBOL		MIN.	TYP.	MAX.	UNIT
Supply Voltage	$v_{\mathrm{DD}}$		6.2	-	10	v
High Level Input Voltage	VIH		0.8V <sub>DD</sub>	_	v <sub>DD</sub>	v
Low Level Input Voltage	VIL		0	_	0.2V <sub>DD</sub>	v
External Resistor	R		5K	-	2M	Ω
External Capacity	С		1000P	-	5μ	F
Output Voltage	V <sub>OUT</sub>	* Applcable to R <sub>OUT</sub> , Q/10	0	_	10	v

# ELECTRICAL CHARACTERISTICS $(v_{SS}=0v)$

ITEM	SYMBOL		$v_{ m DD}$	-40	°C		25°C		85°C		UNIT
		TEST CONDITION	(V)	MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	011121
		I <sub>Z=1mA</sub>	_	6.2	8.1	6.5	7.2	8.2	6.6	8.5	v
Zener Voltage	$v_{z}$	I <sub>Z=10mA</sub>		6.2	8.1	6.5	7.3	8.2	6.6	8.5	·
High Level	_	V <sub>OH=6</sub> V	7	-1.2	-	-1.2	-2.5	_	-1.0	-	
Output Current	IOH	V <sub>OH=3V</sub>	′	-5.2	-	-5.2	-9.0	-	-4.0	-	mA
Low Level Output Current	$I_{ m OL}$	V <sub>OL=0.4V</sub>	7	1.0	-	1.0	2.0	_	0.8	_	1121
High Level Input Current	IIH	$V_{IH}$ =10V,(Exclusive of S <sub>0</sub> $^{\circ}$ S <sub>2</sub> )	10	-	5	-	10-3	5	-	5	υA
Low Level Input Current	IIL	V <sub>IL</sub> =OV,(Exclusive of R· <del>INH</del> ·T/D)	10	-	<b>~</b> 5	_	-10-3	<b>-</b> 5	_	<b>-</b> 5	μA
Pull-up Resistance	R <sub>PU</sub>	R, INH, T/D Inputs	_	7	50	10	20	50	10	75	kΩ
Pull-down Resistance	R <sub>PD</sub>	S <sub>0</sub> ,S <sub>1</sub> ,S <sub>2</sub> Inputs	_	45	200	66	100	200	66	300	K 35
Output OFF Current	I <sub>OFF</sub>	V <sub>OH=10V</sub> , R <sub>OUT</sub> , Q/10 Outputs	10	•	1.0	_	10-3	1.0	_	10.0	μA
Auto Reset Release Voltage	$v_{RD}$		-	_	_	2.6	-	5.2	_	-	v
Supply Current	$I_{\mathrm{DD}}$	C=0.1μF, R=1MΩ*	10	-	_	_	0.3	_	-	_	mA

<sup>\*</sup> All inputs and outputs are open.

