# INTEGRATED CIRCUITS

# DATA SHEET



# TDA10085HT Single chip DVB-S/DSS channel receiver

Product specification Supersedes data of 2000 March 16 File under Integrated Circuits, IC02 2001 Aug 31





# Single chip DVB-S/DSS channel receiver

# **TDA10085HT**

# **CONTENTS**

| 11   | FEATURES  |
|------|---|
| 2    | APPLICATIONS  |
| 3    | GENERAL DESCRIPTION   |
| 4    | ORDERING INFORMATION  |
| 5    | BLOCK DIAGRAM   |
| 6    | PINNING   |
| 7    | LIMITING VALUES   |
| 8    | THERMAL CHARACTERISTICS   |
| 9    | CHARACTERISTICS   |
| 10   | APPLICATION INFORMATION   |
| 11   | PACKAGE OUTLINE   |
| 12   | SOLDERING   |
| 12.1 | Introduction to soldering surface mount packages                                  |
| 12.2 | Reflow soldering  |
| 12.3 | Wave soldering  |
| 12.4 | Manual soldering  |
| 12.5 | Suitability of surface mount IC packages for<br>wave and reflow soldering methods |
| 13   | DATA SHEET STATUS   |
| 14   | DEFINITIONS   |
| 15   | DISCLAIMERS   |
| 16   | DURCHASE OF PHILIPS 12C COMPONENTS  |

# Single chip DVB-S/DSS channel receiver

# TDA10085HT

### 1 FEATURES

- DSS and DVB-S compliant single chip demodulator and forward error correction
- Dual 6-bit Analog-to-Digital Converter (ADC) on-chip
- PLL that allows using a low-cost crystal (typically 4 MHz)
- DiSEqC 1.X from 1 to 8 byte-long sequences with modulated or unmodulated output
- · DSS dish control
- · Digital cancellation of ADC offset
- Simultaneous parallel and serial output interfaces
- Variable rate BPSK/QPSK coherent demodulator
- Modulation rate variable from 1 to 49 Mbauds
- · Automatic gain control output
- · Digital symbol timing recovery:
  - Acquisition range up to 960 ppm
- Carrier offset cancellation up to one half of the sampling frequency
- · Digital carrier recovery:
  - Acquisition range up to 12% of the symbol rate
- Half-Nyquist filters: roll-off = 0.35 for DVB and 0.2 for DSS
- Interpolating and anti-aliasing filters to handle variable symbol rates
- · Channel quality estimation
- Spectral inversion ambiguity resolution
- · Viterbi decoder:
  - Supported rates from 1/2 to 8/9
  - Constraint length K = 7 with  $G1 = 171_8$  and  $G2 = 133_8$
  - Viterbi output BER measurement
  - Automatic code rate search within <sup>1</sup>/<sub>2</sub>, <sup>2</sup>/<sub>3</sub> and <sup>6</sup>/<sub>7</sub> in DSS mode
  - Automatic code rate search within <sup>1</sup>/<sub>2</sub>, <sup>2</sup>/<sub>3</sub>, <sup>3</sup>/<sub>4</sub>, <sup>5</sup>/<sub>6</sub> and <sup>7</sup>/<sub>8</sub> in DVB-S mode
- Convolutional de-interleaver and Reed Solomon decoder according to DVB and DSS specifications
- · Automatic frame synchronization
- · Selectable DVB-S descrambling
- I2C-bus interface
- 64-pin TQFP package
- CMOS technology (0.2 μm, 1.8 V to 3.3 V).



### 2 APPLICATIONS

- DVB-S receivers (ETS 300-421)
- · DSS receivers.

### 3 GENERAL DESCRIPTION

The TDA10085 is a single-chip channel receiver for satellite television reception matching both DSS and DVB-S standards. The device contains a dual 6-bit flash ADC, variable rate BPSK/QPSK coherent demodulator and forward error correction functions. The ADC interfaces directly with I and Q analog baseband signals. After analog-to-digital conversion, the TDA10085 implements a bank of cascadable filters as well as anti-alias and half-Nyquist filters. An analog AGC signal is generated using an amplitude estimation function. The TDA10085 performs clock recovery at twice the baud rate and achieves coherent demodulation without any feedback to the local oscillator. Forward error correction is built around two error-correcting codes: a Reed-Solomon (outer code) and a Viterbi decoder (inner code). The Reed-Solomon decoder corrects up to 8 erroneous bytes among the N (204) bytes of one data packet. A convolutional de-interleaver is located between the Viterbi output and the Reed-Solomon decoder input. The de-interleaver and Reed-Solomon decoder are automatically synchronized according to a frame synchronization algorithm that uses the sync pattern present in each packet. The TDA10085 is controlled via an I<sup>2</sup>C-bus interface. The circuit operates at sampling frequencies up to 100 MHz, can process variable modulation rates and achieves transmission rates up to 45 Mbaud. Furthermore, for dish control applications, hardware supports DiSEqc 1.x with control access via the I<sup>2</sup>C-bus.

An interrupt line that can be programmed to activate on events or on timing information is provided.

Designed in 20 micron CMOS technology and housed in a TQFP64 package, the TDA10085 operates over the commercial temperature range.


# Single chip DVB-S/DSS channel receiver

# TDA10085HT

### 4 ORDERING INFORMATION

| TYPE       |        | PACKAGE   | VERSION  |
|------------|--------|---|----------|
| NUMBER     | NAME   | DESCRIPTION   | VERSION  |
| TDA10085HT | TQFP64 | plastic thin quad flat package; 64 leads; body $10 \times 10 \times 1.0$ mm | SOT357-1 |

### 5 BLOCK DIAGRAM



# Single chip DVB-S/DSS channel receiver

# TDA10085HT

# 6 PINNING

| SYMBOL | PIN | TYPE   | DESCRIPTION   |  |
|--------|-----|--------|---|--|
| XIN    | 1   | I      | crystal oscillator input and output pins; in a typical application, a   |  |
| XOUT   | 2   | I      | fundamental oscillator crystal is connected between pins XIN and XOUT; see note 1   |  |
| VDDI   | 3   | supply | digital core supply voltage (typically 1.8 V)   |  |
| PLLVCC | 4   | supply | analog supply voltage for the PLL (typically 3.3 V)   |  |
| PLLGND | 5   | ground | analog ground for the PLL   |  |
| DGND   | 6   | ground | digital PLL core ground voltage; see note 2   |  |
| DVCC   | 7   | supply | digital PLL core supply voltage (typically 1.8 V)   |  |
| VDDI   | 8   | supply | digital ADC supply voltage (typically 1.8 V)  |  |
| VSSI   | 9   | ground | digital ADC ground voltage; see note 2  |  |
| VDD3   | 10  | supply | analog ADC supply voltage (typically 3.3 V)   |  |
| AVS    | 11  | ground | analog ground voltage   |  |
| VIN2   | 12  | 1      | analog signal input for channel Q; see note 1   |  |
| VREFN  | 13  | 0      | negative analog voltage reference output (typically 1.25 V); a decoupling capacitor (typically 0.1 $\mu$ F) must be placed as close as possible between VREFN and GND   |  |
| VREFP  | 14  | 0      | positive analog voltage reference output (typically 2 V); a decouple capacitor (typically 0.1 $\mu$ F) must be placed as closed as possible between VREFP and GND   |  |
| VIN1   | 15  | Į.     | analog signal input for channel I; see note 1   |  |
| AVD    | 16  | supply | analog supply voltage (typically 3.3 V); a 0.1 $\mu F$ decoupling capacitor must be placed between AVD and AVS  |  |
| SADDR0 | 17  | I      | SADDR0 input signal is the LSB of the I <sup>2</sup> C-bus address of the TDA10085; other bits of the address are set internally to 000111, therefore the complete I <sup>2</sup> C-bus address is (MSB to LSB): 0, 0, 0, 1, 1, 1 plus the SADDR0 bit; see note 1 |  |
| TMD    | 18  | I      | test input; must be connected to ground for normal operation; see note 1  |  |
| ENSERI | 19  | I      | enable serial interface input; when HIGH, the serial transport stream is present on the boundary scan pins (TRST, TDO, TCK, TDI and TMS); when LOW, the boundary scan pins are available; note 1  |  |
| IICDIV | 20  | I      | input to select the I <sup>2</sup> C-bus internal system clock frequency (depends on the crystal frequency); internal I <sup>2</sup> C-bus clock is XIN when IICDIV = 0 and XIN/4 if IICDIV = 1; see note 1   |  |
| CTRL1  | 21  | OD     | control line output 1; this pin function is directly programmable through the I <sup>2</sup> C-bus interface; default value is logic 1; open-drain output requiring an external pull-up resistor to 3.3 V or to 5 V   |  |
| CTRL2  | 22  | OD     | control line output 2; this pin function is directly programmable through the I <sup>2</sup> C-bus interface; default value is logic 1; open-drain output requiring an external pull-up resistor to 3.3 V or to 5 V   |  |
| VSSE   | 23  | ground | digital ground voltage; see note 2  |  |
| VDDE5  | 24  | supply | digital 5 V supply voltage; required for the 5 V tolerance of inputs  |  |
| VSSI   | 25  | ground | digital core ground voltage; see note 2   |  |

# Single chip DVB-S/DSS channel receiver

# TDA10085HT

| SYMBOL | PIN | TYPE    | DESCRIPTION  |  |
|--------|-----|---------|--|--|
| VDDI   | 26  | supply  | digital core supply voltage (typically 1.8 V)  |  |
| VDDE   | 27  | supply  | digital supply voltage (typically 3.3 V)   |  |
| SDA_0  | 28  | I/OD    | I <sup>2</sup> C-bus bidirectional serial input/ open drain output; equivalent to SDA but with a high-impedance state programmable via the I <sup>2</sup> C-bus; a pull-up resistor must be connected between this pin and DVCC  |  |
| SCL_0  | 29  | OD      | I <sup>2</sup> C-bus clock output; equivalent to SCL but with a high-impedance state programmable via the I <sup>2</sup> C-bus; open drain output requiring an external pull-up resistor to 5 V  |  |
| VAGC   | 30  | O or OD | PWM encoded output signal for AGC; the refresh frequency of AGC information is the sampling frequency divided by 2048, the maximum signal frequency on the VAGC output is $^{1}/_{4} \times$ AGC sampling clock; the VAGC output can be selected by $^{12}$ C-bus to be open-drain or have 3.3 V capability (typically, output VAGC is fed to the AGC amplifier through a single RC network) |  |
| CTRL3  | 31  | I/OD    | control line 3 input/open drain output; this pin function is directly programmable through the I <sup>2</sup> C-bus interface and is an input by default; it requires a pull-up resistor to 3.3 or 5 V, or a pull-down resistor to GND   |  |
| SDA    | 32  | I/OD    | I <sup>2</sup> C-bus bidirectional serial data input/output; the open-drain output requires a pull-up resistor (typically 2.2 k $\Omega$ ) to be connected between SDA and 5 V for proper operation  |  |
| SCL    | 33  | I       | I <sup>2</sup> C-bus clock input; nominally a square wave with a maximum frequency of 400 kHz generated by the system I <sup>2</sup> C-bus master; see note 1  |  |
| TMS    | 34  | I/O     | boundary scan mode: test mode select input/output; provides the logic levels needed to change the TAP controller from state to state   |  |
|        |     |         | serial mode enabled (ENSERI = 1): serial TS uncorrectable output; when not in serial mode, TMS must be set to VSS  |  |
| TCK    | 35  | I/O     | boundary scan mode: test clock input/output; TCK is an independant clock used to drive the TAP controller  |  |
|        |     |         | serial mode enabled (ENSERI = 1): TCK is the serial TS clock output; when not in serial mode, TCK must be set to VSS   |  |
| TRST   | 36  | I/O     | boundary scan mode: test reset input/output; TRST is an active-LOW reset input to the TAP controller   |  |
|        |     |         | serial mode enabled (ENSERI = 1): test reset input/output; TRST is the serial TS PSYNC output; when not in serial mode, TRST must be set to VSS  |  |
| FEL    | 37  | OD      | front-end locked output signal that goes HIGH when demodulator Viterbi decoder and de-interleaver are all synchronized; open-dra output requiring an external pull-up resistor to 3.3 or 5 V; can be signal that I <sup>2</sup> C-bus to be an interrupt pin   |  |
| VDDI   | 38  | supply  | digital core supply voltage (typically 1.8 V)  |  |
| VSSI   | 39  | ground  | digital core ground voltage; see note 2  |  |
| TDI    | 40  | I/O     | boundary scan mode: test data and instruction serial input<br>serial mode enabled (ENSERI = 1): serial TS data output; must be<br>set to VSS when not in serial mode   |  |

# Single chip DVB-S/DSS channel receiver

# TDA10085HT


| SYMBOL | PIN | TYPE   | DESCRIPTION  |  |
|--------|-----|--------|--|--|
| TDO    | 41  | I/O    | boundary scan mode: test data serial output; output provided on the falling edge of TCK  |  |
|        |     |        | serial mode enabled (ENSERI = 1): serial TS enable input; must be set to VSS when not in serial mode   |  |
| ADVD   | 42  | supply | analog supply voltage for the 2nd PLL (typically 1.8 V)  |  |
| ADVS   | 43  | ground | analog ground voltage for the 2nd PLL  |  |
| VDDE   | 44  | supply | digital supply voltage (typically 3.3 V)   |  |
| VSSE   | 45  | ground | digital ground voltage; see note 2   |  |
| CLB#   | 46  | I      | asynchronous, active LOW input that clears the TDA10085; when CLB# goes LOW the circuit immediately enters its RESET mode and normal operation resumes three XIN rising edges later after CLB# returns HIGH; at RESET, the I <sup>2</sup> C-bus register contents are all initialized to their default values; the minimum width of CLB# LOW level is three XIN clock periods; pin CLB# is not TTL, 5 V tolerant |  |
| PSYNC  | 47  | 0      | packet sync output signal goes HIGH on a rising edge of OCLK entime the first byte of a packet is provided   |  |
| UNCOR  | 48  | 0      | uncorrectable packet output signal goes HIGH on a rising edge of OCLK when the packet provided is uncorrectable  |  |
| DEN    | 49  | 0      | data enable; this output signal is HIGH when there is valid data on bus DO[7:0]  |  |
| OCLK   | 50  | 0      | output clock for the parallel DO[7:0] outputs; OCLK is generated internally and depends on which interface type is selected  |  |
| DO0    | 51  | 0      | transport stream data output bits; part of the 8-bit parallel data output  |  |
| DO1    | 52  | 0      | after demodulation, Viterbi decoding, de-interleaving, RS decoding   |  |
| DO2    | 53  | 0      | and de-scrambling; possible output interfaces are three parallel and two serial  |  |
| DO3    | 54  | 0      | two serial   |  |
| VDDI   | 55  | supply | digital core supply voltage (typically 1.8 V)  |  |
| VSSI   | 56  | ground | digital core ground voltage; see note 2  |  |
| VDDE   | 57  | supply | digital supply voltage (typically 3.3 V)   |  |
| VSSE   | 58  | ground | digital ground voltage; see note 2   |  |
| DO4    | 59  | 0      | transport stream data output bits; part of the 8-bit parallel data output  |  |
| DO5    | 60  | 0      | after demodulation, Viterbi decoding, de-interleaving, RS decoding   |  |
| DO6    | 61  | 0      | and de-scrambling; possible output interfaces are three parallel an two serial   |  |
| DO7    | 62  | 0      |  |  |
| 22K    | 63  | 0      | 22 kHz output used to control the antenna LNB (output is controlled via the I <sup>2</sup> C-bus interface)  |  |
| VSSI   | 64  | ground | digital core ground voltage; see note 2  |  |

# Notes

- 1. TTL, 5 V tolerant input (if VDDE5 is connected to 5 V).
- 2. DGND, VSSI and VSSE can be connected to the same ground plane.

# Single chip DVB-S/DSS channel receiver

# TDA10085HT



8

2001 Aug 31

# Single chip DVB-S/DSS channel receiver

TDA10085HT

### 7 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); note 1

| SYMBOL            | PARAMETER                | MIN. | MAX.                    | UNIT |
|-------------------|--------------------------|------|-------------------------|------|
| V <sub>VDDE</sub> | DC supply voltage        | -0.5 | +4.1                    | V    |
| V <sub>VDDI</sub> | DC core supply voltage   | -0.5 | +2.2                    | V    |
| VI                | DC input voltage         | -0.5 | V <sub>VDDE</sub> + 0.5 | V    |
| T <sub>amb</sub>  | ambient temperature      | 0    | 70                      | °C   |
| Tj                | junction temperature     | _    | 150                     | °C   |
| T <sub>sp</sub>   | solder point temperature | _    | 300                     | °C   |

### Note

1. Stresses above the Absolute Maximum Ratings may cause permanent damage to the device. Exposure to Absolute Maximum Ratings conditions for extended periods may affect device reliability.

# 8 THERMAL CHARACTERISTICS

| SYMBOL               | PARAMETER                                   | CONDITIONS  | VALUE | UNIT |
|----------------------|---|-------------|-------|------|
| R <sub>th(j-a)</sub> | thermal resistance from junction to ambient | in free air | 45    | K/W  |

### 9 CHARACTERISTICS

| SYMBOL             | PARAMETER                            | CONDITIONS                      | MIN.                    | TYP. | MAX.                    | UNIT |
|--------------------|--------------------------------------|---------------------------------|-------------------------|------|-------------------------|------|
| $V_{VDDE}$         | digital supply voltage               |                                 | 3.0                     | 3.3  | 3.6                     | V    |
| $V_{VDDI}$         | digital core supply voltage          |                                 | 1.6                     | 1.8  | 2.0                     | V    |
| V <sub>VDDE5</sub> | digital 5 V supply voltage           | for 5 V tolerance of inputs     | 4.5                     | 5.0  | 5.5                     | V    |
| V <sub>IH</sub>    | HIGH-level input voltage             | TTL input; note 1               | 2.0                     | _    | V <sub>VDDE</sub> + 0.3 | V    |
| V <sub>IL</sub>    | LOW-level input voltage              | TTL input                       | -0.5                    | _    | +0.8                    | V    |
| V <sub>OH</sub>    | HIGH-level output voltage            | $I_{OH} = -0.8 \text{ mA}$      | V <sub>VDDE</sub> – 0.1 | _    | _                       | V    |
|                    |                                      | $I_{OH} = -I_{O(max)}$ ; note 4 | 2.4                     | _    | _                       | V    |
| V <sub>OL</sub>    | LOW-level output voltage             | I <sub>OL</sub> = 0.8 mA        | _                       | _    | 0.1                     | V    |
|                    |                                      | $I_{OL} = I_{O(max)}$ ; note 4  | _                       | _    | 0.4                     | V    |
| I <sub>VDDE</sub>  | supply current for V <sub>VDDE</sub> | f <sub>s</sub> = 96 MHz         | 68                      | _    | 78                      | mA   |
| I <sub>VDDI</sub>  | supply current for V <sub>VDDI</sub> | symbol rate                     |                         |      |                         |      |
|                    |                                      | 1 Mbaud                         | _                       | 38   | _                       | mA   |
|                    |                                      | 27.5 Mbauds                     | _                       | 93   | _                       | mA   |
|                    |                                      | 45 Mbauds                       | _                       | _    | 139                     | mA   |
| C <sub>i</sub>     | input capacitance                    |                                 | _                       | 10   | _                       | pF   |
| XIN                |                                      |                                 |                         |      | •                       | •    |
| f <sub>XIN</sub>   | crystal frequency                    |                                 | _                       | 4    | _                       | MHz  |
| V <sub>IH</sub>    | HIGH-level input voltage             |                                 | 0.7V <sub>VDDE</sub>    | _    | V <sub>VDDE</sub>       | V    |
| V <sub>IL</sub>    | LOW-level input voltage              |                                 | 0                       | _    | 0.3V <sub>VDDE</sub>    | V    |
| PLL                |                                      | ,                               |                         | !    | !                       |      |
| V <sub>DVCC</sub>  | digital PLL supply voltage           |                                 | 1.6                     | 1.8  | 2.0                     | V    |

# Single chip DVB-S/DSS channel receiver

TDA10085HT

| SYMBOL              | PARAMETER                                | CONDITIONS | MIN.        | TYP.  | MAX.        | UNIT |
|---------------------|--|------------|-------------|-------|-------------|------|
| V <sub>PLLVCC</sub> | analog PLL supply voltage                |            | 3.0         | 3.3   | 3.6         | V    |
| ADC                 |  |            |             |       |             | •    |
| V <sub>VDD3</sub>   | 3 V ADC digital supply voltage           |            | 3.0         | 3.3   | 3.6         | V    |
| V <sub>AVD</sub>    | analog supply voltage                    |            | 3.0         | 3.3   | 3.6         | V    |
| V <sub>VIN1</sub> , | analog input voltage                     |            |             |       |             |      |
| $V_{VIN2}$          | DC component                             |            | $V_{VREFN}$ | _     | $V_{VREFP}$ | V    |
|                     | AC component                             |            | _           | 750   | _           | mV   |
| Ci                  | analog input capacitance                 |            | _           |       | 16          | pF   |
| V <sub>VREFP</sub>  | top voltage reference                    |            | _           | 2.475 | _           | V    |
| V <sub>VREFN</sub>  | bottom voltage reference                 |            | _           | 1.725 | _           | V    |
| SINAD               | ADC signal to noise and distortion ratio | note 2     | _           | 34    | _           | dB   |
| THD                 | total harmonic distortion                | note 3     | _           | 35    | _           | dB   |

### **Notes**

- 1. All inputs except pin CLB# are 5 V tolerant.
- 2. Signal-to-noise plus distortion ratio (SINAD): ratio between the RMS magnitude of the fundamental input frequency to the RMS magnitude of all other ADC output signals.
- 3. Total Harmonic Distortion (THD): ratio of the RMS sum of all harmonics of the input signal (below one half of the sampling frequency) to the RMS value at the fundamental frequency.
- 4.  $I_{O(max)} = 8$  mA for pins OCLK and TCK
  - I<sub>O(max)</sub> = 4 mA for pins DO[7:0], DEN, PSYNC, UNCOR, TDI, TDO, TRST, TMS, SDA, SCL\_O and SDA\_O
  - $I_{O(max)}$  = 2 mA for pins CTRL1, CTRL2, CTRL3, VAGC and FEL, 22K.

# Single chip DVB-S/DSS channel receiver

# TDA10085HT

### 10 APPLICATION INFORMATION





Fig.3 Front-end receiver schematic.




# Single chip DVB-S/DSS channel receiver

TDA10085HT

### 11 PACKAGE OUTLINE

TQFP64: plastic thin quad flat package; 64 leads; body 10 x 10 x 1.0 mm

SOT357-1



### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE  | REFERENCES |        |      |  | EUROPEAN             | ISSUE DATE                      |
|----------|------------|--------|------|--|----------------------|---------------------------------|
| VERSION  | IEC        | JEDEC  | EIAJ |  | PROJECTION 1550E DAT |                                 |
| SOT357-1 | 137E10     | MS-026 |      |  |                      | <del>99-12-27</del><br>00-01-19 |

# Single chip DVB-S/DSS channel receiver

TDA10085HT

### 12 SOLDERING

# 12.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

### 12.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

# 12.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 12.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^{\circ}$ C.

# Single chip DVB-S/DSS channel receiver

TDA10085HT

# 12.5 Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE   | SOLDERING METHOD                  |                       |  |
|---|-----------------------------------|-----------------------|--|
| PACKAGE   | WAVE                              | REFLOW <sup>(1)</sup> |  |
| BGA, HBGA, LFBGA, SQFP, TFBGA                       | not suitable                      | suitable              |  |
| HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, SMS | not suitable <sup>(2)</sup>       | suitable              |  |
| PLCC <sup>(3)</sup> , SO, SOJ                       | suitable                          | suitable              |  |
| LQFP, QFP, TQFP                                     | not recommended <sup>(3)(4)</sup> | suitable              |  |
| SSOP, TSSOP, VSO                                    | not recommended <sup>(5)</sup>    | suitable              |  |

### **Notes**

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

### 13 DATA SHEET STATUS

| DATA SHEET STATUS(1)      | PRODUCT<br>STATUS <sup>(2)</sup> | DEFINITIONS  |
|---------------------------|----------------------------------|--|
| Objective specification   | Development                      | This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.  |
| Preliminary specification | Qualification                    | This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.                                     |
| Product specification     | Production                       | This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A. |

# **Notes**

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

# Single chip DVB-S/DSS channel receiver

TDA10085HT

### 14 DEFINITIONS

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### 15 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### 16 PURCHASE OF PHILIPS I2C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

# Philips Semiconductors – a worldwide company

### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2001

SCA73

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753504/04/pp16

Date of release: 2001 Aug 31

Document order number: 9397 750 08489

Let's make things better.





