

32K x 8 3.0V Static RAM

Features

- Single 3.0V power supply
- Ideal for low-voltage cache memory applications
- High speed
 - —12/15 ns
- · Low active power
 - -198 mW (max.)
- Low CMOS standby power (L)
 - 165 μ W (max.), f=f_{MAX}
- 2.0V data retention (L)
 - -40 μW (max.)
- Low-power alpha immune 6T cell
- Plastic SOJ and TSOP packaging


Functional Description

The CY7C1399V is a high-performance 3.0V CMOS static RAM organized as 32,768 words by 8 bits. Easy memory ex-

pansion is provided by an active LOW chip enable (\overline{CE}) and active LOW output enable (\overline{OE}) and three-state drivers. The device has an automatic power-down feature, reducing the power consumption by more than 95% when deselected.

An active LOW write enable signal (\overline{WE}) controls the writing/reading operation of the memory. When \overline{CE} and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O₀ through I/O₇) is written into the memory location addressed by the address present on the address pins (A₀ through A₁₄). Reading the device is accomplished by selecting the device and enabling the outputs, \overline{CE} and \overline{OE} active LOW, while \overline{WE} remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable $(\overline{\text{WE}})$ is HIGH. The CY7C1399V is available in standard 300-mil-wide SOJ and 28-pin TSOP type I packages.



Selection Guide


	7C1399V-12	7C1399V-15	7C1399V-20	7C1399V-25	7C1399V-35
Maximum Access Time (ns)	12	15	20	25	35
Maximum Operating Current (mA)	60	55	50	45	40
Maximum CMOS Standby Current (μA)	500	500	500	500	500
Maximum CMOS Standby Current (μA) L	50	50	50	50	50

Shaded area contains advanced information.



Pin Configurations (continued)

TSOP Top View



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied –55°C to +125°C Supply Voltage on V_{CC} to Relative $GND^{[1]}$ -0.5V to +4.6V DC Input $Voltage^{[1]}$-0.5V to V_{CC} + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch-Un Current	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	3.0V ±300 mV
Industrial	-40°C to +85°C	3.0V ±300 mV

Electrical Characteristics Over the Operating Range^[2]

				7C13	99V-12	7C139	7C1399V-15 7		7C1399V-20	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ mA}$		2.4		2.4		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 4.0 \text{ mA}$			0.4		0.4		0.4	V
V _{IH}	Input HIGH Voltage		2.2	V _{CC} +0.3V	2.2	V _{CC} +0.3V	2.2	V _{CC} +0.3V	V	
V _{IL}	Input LOW Voltage ^[2]			-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current			-1	+1	-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_1 \le V_{CC}$,Output Disabled		-5	+5	-5	+5	-5	+5	μΑ
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND	V _{CC} = Max., V _{OUT} = GND		-300		-300		-300	mA
Icc	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$			60		55		50	mA
I _{SB1}	Automatic CE Pow-	Max. V_{CC} , $\overline{CE} \ge V_{IH}$,			5		5		5	mA
	er-Down Current — TTL Inputs	$V_{IN} \ge V_{IH}$, or $V_{IN} \le V_{IL}$, $f = f_{MAX}$	L		3		3		3	
I _{SB2}	Automatic CE Pow-	Max. V_{CC} , $\overline{CE} \ge V_{CC}$ -0.3V,			500		500		500	μΑ
	er-Down Current — CMOS Inputs ^[4]	$V_{\text{IN}} \ge V_{\text{CC}}$ - 0.3V, or $V_{\text{IN}} \le 0.3$ V, WE $\ge V_{\text{CC}}$ -0.3V or WE ≤ 0.3 V, f=f _{MAX}			50		50		50	

Shaded area contains advanced information.

- Minimum voltage is equal to –2.0V for pulse durations of less than 20 ns. See the last page of this specification for Group A subgroup testing information.




Electrical Characteristics Over the Operating Range^[2] (continued)


						7C13		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ mA}$		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 4.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} +0.3V	2.0	V _{CC} +0.3V	V	
V _{IL}	Input LOW Voltage ^[2]			-0.3	0.8	-0.3	0.8	V
I _{IX}	Input Load Current			-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_1 \le V_{CC}$, Output Disabled		-5	+5	-5	+5	μΑ
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND			-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$			45		40	mA
I _{SB1}	Automatic CE Power-Down	Max. V_{CC} , $\overline{CE} \ge V_{IH}$,			5		5	mA
	Current — TTL Inputs	$V_{IN} \ge V_{IH}$, or $V_{IN} \le V_{IL}$, $f = f_{MAX}$			3		3	mA
I _{SB2}	Automatic CE Power-Down	Max. V_{CC} , $\overline{CE} \ge V_{CC}$ -0.3V, $V_{IN} \ge$			500		500	μΑ
	Current — CMOS Inputs ^[4]	V_{CC} - 0.3V, or $V_{IN} \le$ 0.3V, $WE \ge V_{CC}$ - 0.3V or $WE \le 0.3V$, $f = f_{MAX}$			50		50	μА

Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN} : Addresses	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	5	pF
C _{IN} : Controls		$V_{CC} = 3.0V$	6	pF
C _{OUT}	Output Capacitance		6	pF

AC Test Loads and Waveforms





Equivalent to:

THÉVENIN EQUIVALENT

 333Ω OUTPUT•

- Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. Device draws low standby current regardless of switching on the addresses.

 Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics Over the Operating Range^[2, 6]

		7C1399V-12		7C1399V-15		7C1399V-20		7C1399V-25		7C1399V-35		
Parameter	rameter Description		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE	I		I	I			I	II.			
t _{RC}	Read Cycle Time	12		15		20		25		35		ns
t _{AA}	Address to Data Valid		12		15		20		25		35	ns
t _{OHA}	Data Hold from Address Change	3		3		3		3		3		ns
t _{ACE}	CE LOW to Data Valid		12		15		20		25		35	ns
t _{DOE}	OE LOW to Data Valid		5		6		7		8		10	ns
t _{LZOE}	OE LOW to Low Z ^[7]	0		0		0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[7, 8]		5		6		6		7		7	ns
t _{LZCE}	CE LOW to Low Z ^[7]	3		3		3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[7, 8]		6		7		7		8		8	ns
t _{PU}	CE LOW to Power-Up	0		0		0		0		0		ns
t _{PD}	CE HIGH to Power-Down		12		15		20		25		35	ns
WRITE CYC	CLE ^[9, 10]	•	•			•	•	•	•	•	•	
t _{WC}	Write Cycle Time	12		15		20		25		35		ns
t _{SCE}	CE LOW to Write End	8		10		12		15		20		ns
t _{AW}	Address Set-Up to Write End	8		10		12		15		20		ns
t _{HA}	Address Hold from Write End	0		0		0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		0		0		ns
t _{PWE}	WE Pulse Width	8		10		12		15		20		ns
t _{SD}	Data Set-Up to Write End	6		9		10		11		12		ns
t _{HD}	Data Hold from Write End	0		0		0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[8]		7		7		7		7		7	ns
t _{LZWE}	WE HIGH to Low Z ^[7]	3		3		3		3		3		ns

Shaded area contains advanced information.

Data Retention Characteristics (Over the Operating Range)


Parameter	Description		Conditions	Min.	Max.	Unit
V_{DR}	V _{CC} for Data Retention			2.0		V
I _{CCDR}	Data Retention Current		$\underline{V_{CC}} = V_{DR} = 2.0V$		200	μΑ
	Data Retention Current	L	$\begin{split} & \underline{V_{CC}} = V_{DR} = 2.0V, \\ & CE \ge V_{CC} - 0.3V, \\ & V_{IN} \ge V_{CC} - 0.3V \text{ or} \end{split}$		20	μΑ
t _{CDR} ^[5]	Chip Deselect to Data Retention Time		$V_{\text{IN}} \leq 0.3V$	0		ns
t _R ^[5]	Operation Recovery Time			t _{RC}		ns

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified loL/loH and capacitance C_L = 30 pF.
 At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in AC Test Loads. Transition is measured ±500 mV from steady state voltage.
 The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}







Data Retention Waveform



Switching Waveforms

Read Cycle No.1 [11,12]






- Device is continuously selected. OE, CE = V_{IL}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




Switching Waveforms (continued)


Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [9,14,15]



Write Cycle No. 2 (CEControlled) [9,14,15]



Write Cycle No.3 (WE Controlled, OE LOW) [10,15]



- 14. Data I/O is high impedance if OE = V_{III}.
 15. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 16. During this period, the I/Os are in the output state and input signals shold not be applied.



Truth Table

CE	WE	OE	Input/Output	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Deselect, Output Disabled	Active (I _{CC})

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1399V-12VC	V21	28-Lead Molded SOJ	Commercial
	CY7C1399VL-12VC	V21	28-Lead Molded SOJ	
	CY7C1399V-12ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399VL-12ZC	Z28	28-Lead Thin Small Outline Package	
15	CY7C1399V-15VC	V21	28-Lead Molded SOJ	Commercial
	CY7C1399VL-15VC	V21	28-Lead Molded SOJ	
	CY7C1399V-15ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399VL-15ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399V-15ZI	Z28	28-Lead Thin Small Outline Package	Industrial
	CY7C1399VL-15ZI	Z28	28-Lead Thin Small Outline Package	
20	CY7C1399V-20VC V21 28-Lead Molded SOJ		Commercial	
	CY7C1399VL-20VC	V21	28-Lead Molded SOJ	
	CY7C1399V-20ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399VL-20ZC	Z28	28-Lead Thin Small Outline Package	
25	CY7C1399V-25VC	V21	28-Lead Molded SOJ	Commercial
	CY7C1399VL-25VC	V21	28-Lead Molded SOJ	
	CY7C1399V-25ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399VL-25ZC	Z28	28-Lead Thin Small Outline Package	
35	35 CY7C1399V-35VC		28-Lead Molded SOJ	Commercial
	CY7C1399VL-35VC	V21	28-Lead Molded SOJ	
	CY7C1399V-35ZC	Z28	28-Lead Thin Small Outline Package	
	CY7C1399VL-35ZC	Z28	28-Lead Thin Small Outline Package	7

Document #: 38-00507-A




Package Diagrams

28-Lead Molded SOJ V21



28-Lead Thin Small Outline Package Z28



DAMBAR PROTRUSION

0.7 (.027) 0.3 (.012)