

Section 14 Electrical Characteristics

14.1 Absolute Maximum Ratings

Table 14-1 lists the absolute maximum ratings.

Table 14-1 Absolute Maximum Ratings

Item	Symbol	Value	Unit
Power supply voltage	V_{CC}	-0.3 to +7.0	V
Analog power supply voltage	AV_{CC}	-0.3 to +7.0	V
Programming voltage	V_{PP}	-0.3 to +13.0	V
Input voltage	Ports other than ports B and C V_{in}	-0.3 to $V_{CC} + 0.3$	V
	Ports B and C AV_{in}	-0.3 to $AV_{CC} + 0.3$	V
Operating temperature	T_{opr}	-20 to +75	°C
Storage temperature	T_{stg}	-55 to +125	°C


Note: Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.

14.2 H8/3834 Electrical Characteristics


14.2.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures below.


1. Power supply voltage vs. oscillator frequency range



2. Power supply voltage vs. clock frequency range



3. Analog power supply voltage vs. A/D converter operating range



14.2.2 DC Characteristics

Table 14-2 lists the DC characteristics.

Table 14-2 DC Characteristics

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Input high voltage	V_{IH}	\overline{RES} , MD0, \overline{WKP}_0 to \overline{WKP}_7 , \overline{IRQ}_0 to \overline{IRQ}_4 , TMIB, TMIC, TMIF	0.8 V_{CC}	—	$V_{CC} +0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		\overline{CS} , TMIG, SCK_1 , SCK_2 , SCK_3 , ADTRG	0.9 V_{CC}	—	$V_{CC} +0.3$			
		UD, SI ₁ , SI ₂ , RXD	0.7 V_{CC} 0.8 V_{CC}	—	$V_{CC} +0.3$ $V_{CC} +0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		OSC ₁	$V_{CC} -0.5$ $V_{CC} -0.3$	—	$V_{CC} +0.3$ $V_{CC} +0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		P _{1₀} to P _{1₇} P _{2₀} to P _{2₇} P _{3₀} to P _{3₇} P _{4₀} to P _{4₃} P _{5₀} to P _{5₇}	0.7 V_{CC}	—	$V_{CC} +0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		P _{6₀} to P _{6₇} P _{7₀} to P _{7₇} P _{8₀} to P _{8₇} P _{9₀} to P _{9₇} PA ₀ to PA ₃	0.8 V_{CC}	—	$V_{CC} +0.3$			
		PB ₀ to PB ₇ PC ₀ to PC ₃	0.7 V_{CC} 0.8 V_{CC}	—	$AV_{CC} +0.3$ $AV_{CC} +0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
Input low voltage	V_{IL}	\overline{RES} , MD0, \overline{WKP}_0 to \overline{WKP}_7 , \overline{IRQ}_0 to \overline{IRQ}_4 , TMIB, TMIC, TMIF,	-0.3	—	0.2 V_{CC}	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		\overline{CS} , TMIG, SCK_1 , SCK_2 , SCK_3 , ADTRG	-0.3	—	0.1 V_{CC}			
		UD, SI ₁ , SI ₂ , RXD	-0.3 -0.3	—	0.3 V_{CC} 0.2 V_{CC}	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		OSC ₁	-0.3 -0.3	—	0.5 0.3	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	

Note: Connect pin TEST to V_{SS} .

Table 14-2 DC Characteristics (cont)

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$,
including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Input low voltage	V_{IL}	P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇ P4 ₀ to P4 ₃ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇	-0.3	—	0.3 V_{CC}	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃ PB ₀ to PB ₇ PC ₀ to PC ₃	-0.3	—	0.2 V_{CC}			
Output high voltage	V_{OH}	P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇	$V_{CC} - 1.0$	—	—	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 1.0 \text{ mA}$	
		P4 ₀ to P4 ₂ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇	$V_{CC} - 0.5$	—	—		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 0.5 \text{ mA}$	
		P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	$V_{CC} - 0.5$	—	—		$-I_{OH} = 0.1 \text{ mA}$	
Output low voltage	V_{OL}	P1 ₀ to P1 ₇ P4 ₀ to P4 ₂	—	—	0.6	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	
			—	—	0.5		$I_{OL} = 0.4 \text{ mA}$	
		P5 ₀ to P5 ₇ P6 ₀ to P6 ₇ P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	—	—	0.5		$I_{OL} = 0.4 \text{ mA}$	
		P2 ₀ to P2 ₇ P3 ₀ to P3 ₇	—	—	1.5		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 10 \text{ mA}$	
			—	—	0.6		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	
			—	—	0.5		$I_{OL} = 0.4 \text{ mA}$	

Note: Connect pin TEST to V_{SS} .

Table 14-2 DC Characteristics (cont)

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$,
including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Input leakage current	I_{IL}	$\bar{R}_{ES}, P4_3$	—	—	20	μA	$V_{IN} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$	2
			—	—	1			1
		$OSC_1, MD0$	—	—	1	μA	$V_{IN} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$	
		$P1_0 \text{ to } P1_7$						
		$P2_0 \text{ to } P2_7$						
		$P3_0 \text{ to } P3_7$						
		$P4_0 \text{ to } P4_2$						
		$P5_0 \text{ to } P5_7$						
		$P6_0 \text{ to } P6_7$						
		$P7_0 \text{ to } P7_7$						
		$P8_0 \text{ to } P8_7$						
		$P9_0 \text{ to } P9_7$						
		$PA_0 \text{ to } PA_3$						
		$PB_0 \text{ to } PB_7$	—	—	1		$V_{IN} = 0.5 \text{ V to } AV_{CC} - 0.5 \text{ V}$	
		$PC_0 \text{ to } PC_3$						
Pull-up MOS current	$-I_P$	$P1_0 \text{ to } P1_7$	50	—	300	μA	$V_{CC} = 5 \text{ V}, V_{IN} = 0 \text{ V}$	
		$P3_0 \text{ to } P3_7$						
		$P5_0 \text{ to } P5_7$	—	35	—	μA	$V_{CC} = 2.7 \text{ V}, V_{IN} = 0 \text{ V}$	Reference value
		$P6_0 \text{ to } P6_7$						
Input capacitance	C_{IN}	All input pins except power supply \bar{R}_{ES} , $P4_3$ pin	—	—	15	pF	$f = 1 \text{ MHz}, V_{IN} = 0 \text{ V}$ $T_a = 25^\circ\text{C}$	
		\bar{R}_{ES}	—	—	60			2
			—	—	15			1
		$P4_3$	—	—	30			2
			—	—	15			1

Notes: 1. Applies to HD6433834.

2. Applies to HD6473834.

Table 14-2 DC Characteristics (cont)

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Active mode current dissipation	I_{OPE1}	V_{CC}	—	12	24	mA	Active mode (high speed), $V_{CC} = 5 \text{ V}$, $f_{osc} = 10 \text{ MHz}$	1, 2
	I_{OPE2}	V_{CC}	—	2.5	5	mA	Active mode (medium speed), $V_{CC} = 5 \text{ V}$, $f_{osc} = 10 \text{ MHz}$	1, 2
Sleep mode current dissipation	I_{SLEEP}	V_{CC}	—	5	10	mA	$V_{CC} = 5 \text{ V}$, $f_{osc} = 10 \text{ MHz}$	1, 2
Subactive mode current dissipation	I_{SUB}	V_{CC}	—	50	130	μA	$V_{CC} = 2.7 \text{ V}$, LCD on, 32-kHz crystal oscillator ($\theta_{SUB} = \theta_W/2$)	1, 2
			—	40	—	μA	$V_{CC} = 2.7 \text{ V}$, LCD on, 32-kHz crystal oscillator ($\theta_{SUB} = \theta_W/8$)	Reference value 1, 2
Subsleep mode current dissipation	I_{SUBSP}	V_{CC}	—	40	90	μA	$V_{CC} = 2.7 \text{ V}$, LCD on, 32-kHz crystal oscillator ($\theta_{SUB} = \theta_W/2$)	1, 2
Watch mode current dissipation	I_{WATCH}	V_{CC}	—	—	6	μA	$V_{CC} = 2.7 \text{ V}$, LCD not used, 32-kHz crystal oscillator ($\theta_{SUB} = \theta_W/8$)	1, 2
Standby mode current dissipation	I_{STBY}	V_{CC}	—	—	5	μA	32-kHz crystal oscillator not used	1, 2
RAM data retaining voltage	V_{RAM}	V_{CC}	2	—	—	V		1, 2

Notes: 1. Pin states during current measurement

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active mode (high and medium speed)	V_{CC}	Operates	V_{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$
Sleep mode	V_{CC}	Only timer operates	V_{CC}	Open	
Subactive mode	V_{CC}	Operates	V_{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Crystal
Subsleep mode	V_{CC}	Only timer operates, CPU stops	V_{CC}	Open	
Watch mode	V_{CC}	Only time-base clock operates, CPU stops	V_{CC}	Open	
Standby mode	V_{CC}	CPU and timers all stop	V_{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$

2. Excludes current in pull-up MOS transistors and output buffers.

Table 14-2 DC Characteristics (cont)

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$,
including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition
Allowable output low current (per pin)	I_{OL}	Output pins except in ports 2 and 3	—	—	2	mA	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		Ports 2 and 3	—	—	10		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		All output pins	—	—	0.5		
Allowable output low current (total)	ΣI_{OL}	Output pins except in ports 2 and 3	—	—	40	mA	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		Ports 2 and 3	—	—	80		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		All output pins	—	—	20		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	—	—	2	mA	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			—	—	0.2		
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins	—	—	15	mA	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			—	—	10		

14.2.3 AC Characteristics

Table 14-3 lists the control signal timing, and tables 14-4 and 14-5 list the serial interface timing.

Table 14-3 Control Signal Timing

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Reference Figure
System clock oscillation frequency	f_{osc}	OSC_1, OSC_2	2	—	10	MHz	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			2	—	5			
OSC clock (ϕ_{osc}) cycle time	t_{osc}	OSC_1, OSC_2	100	—	1000	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	1
			200	—	1000			Figure 14-1
System clock (ϕ) cycle time	t_{cyc}		2	—	16	t_{osc}		1
			—	—	2000	ns		
Subclock oscillation frequency	f_w	X_1, X_2	—	32.678	—	kHz		
Watch clock cycle time	t_w	X_1, X_2	—	30.5	—	μs		
Subclock (ϕ_{sub}) cycle time	t_{subcyc}		2	—	8	t_w		2
Instruction cycle time			2	—	—	t_{cyc} t_{subcyc}		
Oscillation stabilization time (crystal oscillator)	t_{rc}	OSC_1, OSC_2	—	—	40	ms	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			—	—	60			
Oscillation stabilization time	t_{rc}	X_1, X_2	—	—	2	s		
External clock high width	t_{CPH}	OSC_1	40	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-1
			80	—	—			
External clock low width	t_{CPL}	OSC_1	40	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-1
			80	—	—			
External clock rise time	t_{CPR}		—	—	15	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-1
			—	—	20			
External clock fall time	t_{CPI}		—	—	15	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-1
			—	—	20			
Pin RES low width	t_{REL}	\overline{RES}	10	—	—	t_{cyc}		Figure 14-2

Notes: 1. A frequency between 1 MHz to 10 MHz is required when an external clock is input.

2. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

Table 14-3 Control Signal Timing (cont)

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Reference Figure
Input pin high width	t_{IH}	$\overline{IRQ_0} \text{ to } \overline{IRQ_4}$ $\overline{WKP_0} \text{ to } \overline{WKP_7}$ ADTRG TMIB, TMIC TMIF, TMIG	2	—	—	t_{cyc} t_{subcyc}		Figure 14-3
Input pin low width	t_{IL}	$\overline{IRQ_0} \text{ to } \overline{IRQ_4}$ $\overline{WKP_0} \text{ to } \overline{WKP_7}$ ADTRG TMIB, TMIC TMIF, TMIG	2	—	—	t_{cyc} t_{subcyc}		Figure 14-3
Pin UD minimum modulation width	t_{UDH} t_{UDL}	UD	4	—	—	t_{cyc} t_{subcyc}		Figure 14-4

Table 14-4 Serial Interface (SCI1, SCI2) Timing

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Reference Figure
Input serial clock cycle time	t_{scyc}	SCK ₁ , SCK ₂	2	—	—	t_{cyc}		Figure 14-5
Input serial clock high width	t_{SCKH}	SCK ₁ , SCK ₂	0.4	—	—	t_{scyc}		Figure 14-5
Input serial clock low width	t_{SCKL}	SCK ₁ , SCK ₂	0.4	—	—	t_{scyc}		Figure 14-5
Input serial clock rise time	t_{SCKr}	SCK ₁ , SCK ₂	—	—	60	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			—	—	80			
Input serial clock fall time	t_{SCKf}	SCK ₁ , SCK ₂	—	—	60	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			—	—	80			
Serial output data delay time	t_{SOD}	SO ₁ , SO ₂	—	—	200	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			—	—	350			
Serial input data setup time	t_{SIS}	SI ₁ , SI ₂	200	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			400	—	—			
Serial input data hold time	t_{SIH}	SI ₁ , SI ₂	200	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			400	—	—			
CS setup time	t_{CSS}	\overline{CS}	2	—	—	t_{cyc}		Figure 14-6
CS hold time	t_{CSH}	\overline{CS}	2	—	—	t_{cyc}		Figure 14-6

Table 14-5 Serial Interface (SCI3) Timing

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, unless otherwise specified.

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Reference Figure
Input clock cycle	Asynchronous t_{scyc}	4	—	—	t_{cyc}		Figure 14-7
	Synchronous	6	—	—			
Input clock pulse width	t_{SCKW}	0.4	—	0.6	t_{scyc}		Figure 14-7
Transmit data delay time (synchronous mode)	t_{TXD}	—	—	1	t_{cyc}	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-8
Receive data setup time (synchronous mode)	t_{RXS}	200	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-8
		400	—	—			
Receive data hold time (synchronous mode)	t_{RXH}	200	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-8
		400	—	—			

14.2.4 A/D Converter Characteristics

Table 14-6 shows the A/D converter characteristics.

Table 14-6 A/D Converter Characteristics

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{SS} = V_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, unless otherwise specified.

Item	Symbol	Pins	Applicable			Unit	Test Condition	Note
			Min	Typ	Max			
Analog power supply voltage	AV_{CC}	AV_{CC}	4.0	—	5.5	V		1
Analog input voltage	AV_{IN}	AN_0 to AN_{11}	-0.3	—	$AV_{CC} + 0.3$	V		
Analog power supply current	AI_{OPE}	AV_{CC}	—	—	1.5	mA	$AV_{CC} = 5.0 \text{ V}$	
	AI_{STOP1}	AV_{CC}	—	150	—	μA		2 Reference value
	AI_{STOP2}	AV_{CC}	—	—	5	μA		3
Analog input capacitance	C_{AIN}	AN_0 to AN_{11}	—	—	30	pF		
Allowable signal source impedance	R_{AIN}		—	—	10	k Ω		
Resolution (data length)			—	—	8	bit		
Non-linearity error			—	—	± 2.0	LSB		
Quantization error			—	—	± 0.5	LSB		
Absolute accuracy			—	—	± 2.5	LSB		
Conversion time			12.4	—	124	μs	$AV_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	
			24.8	—	124			

Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

3. AI_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

14.2.5 LCD Characteristics

Table 14-7 lists the LCD characteristics, and table 14-8 lists the AC characteristics for external segment expansion.

Table 14-7 LCD Characteristics

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$, including subactive mode, unless otherwise specified.

Item	Symbol	Pins	Applicable						Test Condition	Note
			Min	Typ	Max	Unit				
Segment driver voltage drop	V_{DS}	SEG ₁ to SEG ₄₀	—	—	0.6	V	$I_D = 2 \mu\text{A}$		1	
Common driver voltage drop	V_{DC}	COM ₁ to COM ₄	—	—	0.3	V	$I_D = 2 \mu\text{A}$		1	
LCD power supply voltage divider resistance	R_{LCD}				50	300	900	kΩ	Between V_1 and V_{SS}	
LCD power supply voltage	V_{LCD}	V_1	2.7	—	V_{CC}	V			2	

Notes: 1. These are the voltage drops between the voltage supply pins V_1 , V_2 , V_3 , and V_{SS} , and the segment pins or common pins.
 2. When V_{LCD} is supplied from an external source, the following relation must hold: $V_{CC} \geq V_1 \geq V_2 \geq V_3 \geq V_{SS}$

Table 14-8 AC Characteristics for External Segment Expansion

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$, including subactive mode, unless otherwise specified.

Item	Symbol	Pins	Applicable						Test Condition	Reference Figure
			Min	Typ	Max	Unit				
Clock high width	t_{CWH}	CL ₁ , CL ₂	800	—	—	ns	*		Figure 14-9	
Clock low width	t_{CWL}	CL ₂	800	—	—	ns	*		Figure 14-9	
Clock setup time	t_{CSU}	CL ₁ , CL ₂	500	—	—	ns	*		Figure 14-9	
Data setup time	t_{SU}	DO	300	—	—	ns	*		Figure 14-9	
Data hold time	t_{DH}	DO	300	—	—	ns	*		Figure 14-9	
M delay time	t_{DM}	M	—1000	—	1000	ns			Figure 14-9	
Clock rise and fall times	t_{CTR}	CL ₁ , CL ₂	—	—	100	ns			Figure 14-9	


Note: * Value when the frame frequency is set to between 30.5 Hz and 488 Hz.

14.3 H8/3836, H8/3837 Electrical Characteristics


14.3.1 Power Supply Voltage and Operating Range

The power supply voltage and operating range are indicated by the shaded region in the figures below.


1. Power supply voltage vs. oscillator frequency range



2. Power supply voltage vs. clock frequency range



3. Analog power supply voltage vs. A/D converter operating range



14.3.2 DC Characteristics

Table 14-9 lists the DC characteristics.

Table 14-9 DC Characteristics

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Input high voltage	V_{IH}	\overline{RES} , MD0, \overline{WKP}_0 to \overline{WKP}_7 , \overline{IRQ}_0 to \overline{IRQ}_4 , TMIB, TMIC, TMIF	0.8 V_{CC}	—	$\text{V}_{CC} +0.3$	V	$\text{V}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		\overline{CS} , TMIG, SCK_1 , SCK_2 , SCK_3 , \overline{ADTRG}	0.9 V_{CC}	—	$\text{V}_{CC} +0.3$			
		UD, SI ₁ , SI ₂ , RXD	0.7 V_{CC}	—	$\text{V}_{CC} +0.3$	V	$\text{V}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			0.8 V_{CC}	—	$\text{V}_{CC} +0.3$			
		OSC ₁	$\text{V}_{CC} -0.5$	—	$\text{V}_{CC} +0.3$	V	$\text{V}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			$\text{V}_{CC} -0.3$	—	$\text{V}_{CC} +0.3$			
		P1 ₀ to P1 ₇ , P2 ₀ to P2 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇	0.7 V_{CC}	—	$\text{V}_{CC} +0.3$	V	$\text{V}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , P9 ₀ to P9 ₇ , PA ₀ to PA ₃	0.8 V_{CC}	—	$\text{V}_{CC} +0.3$			
		PB ₀ to PB ₇ , PC ₀ to PC ₃	0.7 V_{CC}	—	$AV_{CC} +0.3$	V	$\text{V}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			0.8 V_{CC}	—	$AV_{CC} +0.3$			
Input low voltage	V_{IL}	\overline{RES} , MD0, \overline{WKP}_0 to \overline{WKP}_7 , \overline{IRQ}_0 to \overline{IRQ}_4 , TMIB, TMIC, TMIF,	-0.3	—	0.2 V_{CC}	V	$\text{V}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		\overline{CS} , TMIG, SCK_1 , SCK_2 , SCK_3 , \overline{ADTRG}	-0.3	—	0.1 V_{CC}			
		UD, SI ₁ , SI ₂ , RXD	-0.3	—	0.3 V_{CC}	V	$\text{V}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			-0.3	—	0.2 V_{CC}			
		OSC ₁	-0.3	—	0.5	V	$\text{V}_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			-0.3	—	0.3			

Note: Connect pin TEST to V_{SS} .

Table 14-9 DC Characteristics (cont)

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$,
including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Input low voltage	V_{IL}	P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇ P4 ₀ to P4 ₃ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇	-0.3	—	0.3 V_{CC}	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
		P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃ PB ₀ to PB ₇ PC ₀ to PC ₃	-0.3	—	0.2 V_{CC}			
Output high voltage	V_{OH}	P1 ₀ to P1 ₇ P2 ₀ to P2 ₇ P3 ₀ to P3 ₇	$V_{CC} - 1.0$	—	—	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 1.0 \text{ mA}$	
		P4 ₀ to P4 ₂ P5 ₀ to P5 ₇ P6 ₀ to P6 ₇	$V_{CC} - 0.5$	—	—		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 0.5 \text{ mA}$	
		P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	$V_{CC} - 0.5$	—	—		$-I_{OH} = 0.1 \text{ mA}$	
Output low voltage	V_{OL}	P1 ₀ to P1 ₇ P4 ₀ to P4 ₂	—	—	0.6	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	
			—	—	0.5		$I_{OL} = 0.4 \text{ mA}$	
		P5 ₀ to P5 ₇ P6 ₀ to P6 ₇ P7 ₀ to P7 ₇ P8 ₀ to P8 ₇ P9 ₀ to P9 ₇ PA ₀ to PA ₃	—	—	0.5		$I_{OL} = 0.4 \text{ mA}$	
		P2 ₀ to P2 ₇ P3 ₀ to P3 ₇	—	—	1.5		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 10 \text{ mA}$	
			—	—	0.6		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $I_{OL} = 1.6 \text{ mA}$	
			—	—	0.5		$I_{OL} = 0.4 \text{ mA}$	

Note: Connect pin TEST to V_{SS} .

Table 14-9 DC Characteristics (cont)

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$,
including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Input leakage current	I_{IL}	$\bar{R}ES, P4_3$	—	—	20	μA	$V_{IN} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$	2
			—	—	1			1
		$OSC_1, MD0$ $P1_0 \text{ to } P1_7$ $P2_0 \text{ to } P2_7$ $P3_0 \text{ to } P3_7$ $P4_0 \text{ to } P4_2$ $P5_0 \text{ to } P5_7$ $P6_0 \text{ to } P6_7$ $P7_0 \text{ to } P7_7$ $P8_0 \text{ to } P8_7$ $P9_0 \text{ to } P9_7$ $PA_0 \text{ to } PA_3$	—	—	1	μA	$V_{IN} = 0.5 \text{ V to } V_{CC} - 0.5 \text{ V}$	
Pull-up MOS current	$-I_P$	$P1_0 \text{ to } P1_7$ $P3_0 \text{ to } P3_7$	50	—	300	μA	$V_{CC} = 5 \text{ V},$ $V_{IN} = 0 \text{ V}$	
		$P5_0 \text{ to } P5_7$ $P6_0 \text{ to } P6_7$	—	35	—	μA	$V_{CC} = 2.7 \text{ V},$ $V_{IN} = 0 \text{ V}$	Reference value
Input capacitance	C_{IN}	All input pins except power supply $\bar{R}ES$ $P4_3$ pin	—	—	15	pF	$f = 1 \text{ MHz},$ $V_{IN} = 0 \text{ V}$ $T_a = 25^\circ\text{C}$	
		$\bar{R}ES$	—	—	60			2
			—	—	15			1
		$P4_3$	—	—	30			2
			—	—	15			1

Notes: 1. Applies to HD6433836, and HD6433837.
2. Applies to HD6473837.

Table 14-9 DC Characteristics (cont)

$V_{CC} = 2.7\text{ V}$ to 5.5 V , $AV_{CC} = 2.7\text{ V}$ to 5.5 V , $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$,
including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable		Min	Typ	Max	Unit	Test Condition	Note
		Pins							
Active mode current dissipation	I_{OPE1}	V_{CC}		—	14.4	28.8	mA	Active mode (high speed), $V_{CC} = 5\text{ V}$, $f_{osc} = 10\text{ MHz}$	1, 2
	I_{OPE2}	V_{CC}		—	3.0	6.0	mA	Active mode (medium speed), $V_{CC} = 5\text{ V}$, $f_{osc} = 10\text{ MHz}$	1, 2
Sleep mode current dissipation	I_{SLEEP}	V_{CC}		—	6.0	12.0	mA	$V_{CC} = 5\text{ V}$, $f_{osc} = 10\text{ MHz}$	1, 2
Subactive mode current dissipation	I_{SUB}	V_{CC}		—	60.0	156.0	μA	$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal oscillator ($\phi_{SUB} = \phi_{W/2}$)	1, 2
				—	48.0	—	μA	$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal oscillator ($\phi_{SUB} = \phi_{W/8}$)	Reference value 1, 2
Subsleep mode current dissipation	I_{SUBSP}	V_{CC}		—	48.0	108.0	μA	$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal oscillator ($\phi_{SUB} = \phi_{W/2}$)	1, 2
Watch mode current dissipation	I_{WATCH}	V_{CC}		—	—	6	μA	$V_{CC} = 2.7\text{ V}$, LCD not used, 32-kHz crystal oscillator ($\phi_{SUB} = \phi_{W/8}$)	1, 2
Standby mode current dissipation	I_{STBY}	V_{CC}		—	—	5	μA	32-kHz crystal oscillator not used	1, 2
RAM data retaining voltage	V_{RAM}	V_{CC}	2	—	—	V			1, 2

Notes: 1. Pin states during current measurement

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator Pins
Active mode (high and medium speed)	V_{CC}	Operates	V_{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$
Sleep mode	V_{CC}	Only timer operates	V_{CC}	Open	
Subactive mode	V_{CC}	Operates	V_{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Crystal
Subsleep mode	V_{CC}	Only timer operates, CPU stops	V_{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Crystal
Watch mode	V_{CC}	Only time-base clock operates, CPU stops	V_{CC}	Open	
Standby mode	V_{CC}	CPU and timers all stop	V_{CC}	Open	System clock oscillator: Crystal Subclock oscillator: Pin $X_1 = V_{CC}$

2. Excludes current in pull-up MOS transistors and output buffers.

Table 14-9 DC Characteristics (cont)

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$,
including subactive mode, unless otherwise indicated.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition
Allowable output low current (per pin)	I_{OL}	Output pins except in ports 2 and 3	—	—	2	mA	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		Ports 2 and 3	—	—	10		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		All output pins	—	—	0.5		
Allowable output low current (total)	ΣI_{OL}	Output pins except in ports 2 and 3	—	—	40	mA	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		Ports 2 and 3	—	—	80		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		All output pins	—	—	20		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	—	—	2	mA	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			—	—	0.2		
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins	—	—	15	mA	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			—	—	10		

14.3.3 AC Characteristics

Table 14-10 lists the control signal timing, and tables 14-11 and 14-12 list the serial interface timing.

Table 14-10 Control Signal Timing

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Reference Figure
System clock oscillation frequency	f_{osc}	OSC_1, OSC_2	2	—	10	MHz	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			2	—	5			
OSC clock (ϕ_{osc}) cycle time	t_{osc}	OSC_1, OSC_2	100	—	1000	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	1
			200	—	1000			Figure 14-1
System clock (ϕ) cycle time	t_{cyc}		2	—	16	t_{osc}		1
			—	—	2000	ns		
Subclock oscillation frequency	f_w	X_1, X_2	—	32.678	—	kHz		
Watch clock cycle time	t_w	X_1, X_2	—	30.5	—	μs		
Subclock (ϕ_{SUB}) cycle time	t_{subcyc}		2	—	8	t_w		2
Instruction cycle time			2	—	—	t_{cyc} t_{subcyc}		
Oscillation stabilization time (crystal oscillator)	t_{rc}	OSC_1, OSC_2	—	—	40	ms	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			—	—	60			
Oscillation stabilization time	t_{rc}	X_1, X_2	—	—	2	s		
External clock high width	t_{CPH}	OSC_1	40	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-1
			80	—	—			
External clock low width	t_{CPL}	OSC_1	40	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-1
			80	—	—			
External clock rise time	t_{CPR}		—	—	15	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-1
			—	—	20			
External clock fall time	t_{CPF}		—	—	15	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-1
			—	—	20			
Pin RES low width	t_{REL}	RES	10	—	—	t_{cyc}		Figure 14-2

Notes: 1. A frequency between 1 MHz to 10 MHz is required when an external clock is input.
2. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

Table 14-10 Control Signal Timing (cont)

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, including subactive mode, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Reference Figure
Input pin high width	t_{IH}	$\overline{IRQ_0} \text{ to } \overline{IRQ_4}$ $\overline{WKP_0} \text{ to } \overline{WKP_7}$ ADTRG TMIB, TMIC TMIF, TMIG	2	—	—	t_{cyc} t_{subcyc}		Figure 14-3
Input pin low width	t_{IL}	$\overline{IRQ_0} \text{ to } \overline{IRQ_4}$ $\overline{WKP_0} \text{ to } \overline{WKP_7}$ ADTRG TMIB, TMIC TMIF, TMIG	2	—	—	t_{cyc} t_{subcyc}		Figure 14-3
Pin UD minimum modulation width	t_{UDH} t_{UDL}	UD	4	—	—	t_{cyc} t_{subcyc}		Figure 14-4

Table 14-11 Serial Interface (SCI1, SCI2) Timing

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Reference Figure
Input serial clock cycle time	t_{scyc}	SCK ₁ , SCK ₂	2	—	—	t_{cyc}		Figure 14-5
Input serial clock high width	t_{SCKH}	SCK ₁ , SCK ₂	0.4	—	—	t_{scyc}		Figure 14-5
Input serial clock low width	t_{SCKL}	SCK ₁ , SCK ₂	0.4	—	—	t_{scyc}		Figure 14-5
Input serial clock rise time	t_{SCKr}	SCK ₁ , SCK ₂	—	—	60	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			—	—	80			
Input serial clock fall time	t_{SCKf}	SCK ₁ , SCK ₂	—	—	60	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			—	—	80			
Serial output data delay time	t_{SOD}	SO ₁ , SO ₂	—	—	200	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			—	—	350			
Serial input data setup time	t_{SIS}	SI ₁ , SI ₂	200	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			400	—	—			
Serial input data hold time	t_{SIH}	SI ₁ , SI ₂	200	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-5
			400	—	—			
CS setup time	t_{CSS}	CS	2	—	—	t_{cyc}		Figure 14-6
CS hold time	t_{CSH}	CS	2	—	—	t_{cyc}		Figure 14-6

Table 14-12 Serial Interface (SCI3) Timing

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$, unless otherwise specified.

Item	Symbol	Min	Typ	Max	Unit	Test Condition	Reference Figure
Input clock cycle	Asynchronous	t_{scyc}	4	—	—	t_{cyc}	Figure 14-7
	Synchronous		6	—	—		
Input clock pulse width	t_{SCKW}	0.4	—	0.6	t_{scyc}		Figure 14-7
Transmit data delay time (synchronous mode)	t_{TXD}	—	—	1	t_{cyc}	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-8
Receive data setup time (synchronous mode)	t_{RXS}	200	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-8
		400	—	—			
Receive data hold time (synchronous mode)	t_{RXH}	200	—	—	ns	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	Figure 14-8
		400	—	—			

14.3.4 A/D Converter Characteristics

Table 14-13 shows the A/D converter characteristics.

Table 14-13 A/D Converter Characteristics

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$, $AV_{SS} = V_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, unless otherwise specified.

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition	Note
Analog power supply voltage	AV_{CC}	AV_{CC}	4.0	—	5.5	V		1
Analog input voltage	AV_{IN}	$AN_0 \text{ to } AN_{11}$	$AV_{SS} - 0.3$	—	$AV_{CC} + 0.3$	V		
Analog power supply current	AI_{OPE}	AV_{CC}	—	—	1.5	mA	$AV_{CC} = 5.0 \text{ V}$	
	AI_{STOP1}	AV_{CC}	—	150	—	μA		2 Reference value
	AI_{STOP2}	AV_{CC}	—	—	5	μA		3
Analog input capacitance	C_{AIN}	$AN_0 \text{ to } AN_{11}$	—	—	30	pF		
Allowable signal source impedance	R_{AIN}		—	—	10	k Ω		
Resolution (data length)			—	—	8	bit		
Non-linearity error			—	—	± 2.0	LSB		
Quantization error			—	—	± 0.5	LSB		
Absolute accuracy			—	—	± 2.5	LSB		
Conversion time			12.4	—	124	μs	$AV_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	
			24.8	—	124			

Notes: 1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.

3. AI_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.

14.3.5 LCD Characteristics

Table 14-14 lists the LCD characteristics, and table 14-15 lists the AC characteristics for external segment expansion.

Table 14-14 LCD Characteristics

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$, including subactive mode, unless otherwise specified.

Item	Symbol	Pins	Applicable						Test Condition	Note
			Min	Typ	Max	Unit				
Segment driver voltage drop	V_{DS}	SEG_1 to SEG_{40}	—	—	0.6	V	$I_D = 2 \mu\text{A}$		1	
Common driver voltage drop	V_{DC}	COM_1 to COM_4	—	—	0.3	V	$I_D = 2 \mu\text{A}$		1	
LCD power supply voltage divider resistance	R_{LCD}				50	300	900	k Ω	Between V_1 and V_{SS}	
LCD power supply voltage	V_{LCD}	V_1	2.7	—	V_{CC}	V				2

Notes: 1. These are the voltage drops between the voltage supply pins V_1 , V_2 , V_3 , and V_{SS} , and the segment pins or common pins.
 2. When V_{LCD} is supplied from an external source, the following relation must hold: $V_{CC} \geq V_1 \geq V_2 \geq V_3 \geq V_{SS}$

Table 14-15 AC Characteristics for External Segment Expansion

$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $AV_{CC} = 2.7 \text{ V to } 5.5 \text{ V}$, $V_{SS} = AV_{SS} = 0.0 \text{ V}$, $T_a = -20^\circ\text{C to } +75^\circ\text{C}$, including subactive mode, unless otherwise specified.

Item	Symbol	Pins	Applicable						Test Condition	Reference Figure
			Min	Typ	Max	Unit				
Clock high width	t_{CWH}	CL_1, CL_2	800	—	—	ns	*			Figure 14-9
Clock low width	t_{CWL}	CL_2	800	—	—	ns	*			Figure 14-9
Clock setup time	t_{CSU}	CL_1, CL_2	500	—	—	ns	*			Figure 14-9
Data setup time	t_{SU}	DO	300	—	—	ns	*			Figure 14-9
Data hold time	t_{DH}	DO	300	—	—	ns	*			Figure 14-9
M delay time	t_{DM}	M	—	—	1000	—	1000	ns		Figure 14-9
Clock rise and fall times	t_{CT}	CL_1, CL_2	—	—	100	ns				Figure 14-9

Note: * Value when the frame frequency is set to between 30.5 Hz and 488 Hz.

14.4 Operation Timing

Figures 14-1 to 14-10 show timing diagrams.




Figure 14-1 System Clock Input Timing




Figure 14-2 \overline{RES} Low Width




Figure 14-3 Input Timing




Figure 14-4 Minimum UD High and Low Width




Figure 14-5 Serial Interface 1 and 2 Input/Output Timing




Figure 14-6 Serial Interface 2 Chip Select Timing




Figure 14-7 SCK_3 Input Clock Timing




Figure 14-8 Input/Output Timing of Serial Interface 3 in Synchronous Mode




Figure 14-9 Segment Expansion Signal Timing

14.5 Output Load Circuit




Figure 14-10 Output Load Condition