

## January 2004

# Triple Output, Low-Noise LDO Regulator with Integrated Reset Circuit

Data Sheet

The ISL6412 is an ultra low noise triple output LDO regulator with microprocessor reset circuit and is optimized for powering wireless chip sets. The IC accepts an input voltage range of 3.0V to 3.6V and provides three regulated output voltages: 1.8V (LDO1), 2.8V (LDO2), and another ultraclean 2.8V (LDO3). On chip logic provides sequencing between LDO1 and LDO2 for the BBP/MAC and the I/O supply voltage outputs. LDO3 features ultra low noise that does not typically exceed 30µV RMS to aid VCO stability. High integration and the thin Quad Flat No-lead (QFN) package makes the ISL6412 an ideal choice to power many of today's small form factor industry standard wireless cards such as PCMCIA, mini-PCI and Cardbus-32.

The ISL6412 uses an internal PMOS transistor as the pass device. The ISL6412 also integrates a reset function, which eliminates the need for the additional reset IC required in WLAN applications. The IC asserts a RESET signal whenever the VIN supply voltage drops below a preset threshold, keeping it asserted for at least 25ms after Vin has risen above the reset threshold. FAULT1 indicates the loss of regulation on LDO1.

# Ordering Information

PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE	PKG. DWG. #
ISL6412IR	-40 to +85	16 Ld 4x4 QFN	L16.4x4
ISL6412IRZ	-40 to +85	16 Ld 4x4 QFN	L16.4x4

NOTES:

- 1. "Z" Suffix: These products are packaged in 16 ld QFN packages that are MSL level 1 at 255-260°C peak reflow temperature, which exceeds the IPC J Std-020B requirements for MSL level 1. The lead free and green products employ special lead free material sets including 100% matte tin plate termination finish, which is compatible with either Sn/Pb or lead free soldering operations.
- 2. Tape and Reel available. Add "-T" suffix for Tape and Reel Packing Option.

## Features


- Small DC-DC Converter Size
  - Three LDOs and Reset Circuitry in a Low-Profile 4x4mm QFN Package
- · High Output Current

  - LDO2, 2.8V..... 225mA
  - LDO3, 2.8V..... 125mA
- Ultra-Low Dropout Voltage
  - LDO2, 2.8V..... 125mV (typ.) at 225mA
- LDO3, 2.8V..... 100mV (typ.) at 125mA
- Ultra-Low Output Voltage Noise
  - <30µV<sub>RMS</sub> (typ.) for LDO3 (VCO Supply)
- · Stable with Smaller Ceramic Output Capacitors
- Extensive Protection and Monitoring Features
  - Over current protection
  - Short circuit protection
  - Thermal shutdown
  - FAULT indicator
- Logic-Controlled Shutdown Pin
- Integrated Microprocessor Reset Circuit
  - Programmable Reset Delay
- Proven Reference Design for a Total WLAN System Solution
- QFN Package
  - Compliant to JEDEC PUB95 MO-220 QFN Quad Flat No Leads - Product Outline
  - Near Chip-Scale Package Footprint Improves PCB Efficiency and Is Thinner in Profile
- · Lead (Pb) Free Packaging


## Applications

- PRISM® 3 Chipsets ISL37106P
- WLAN Cards
  - PCMCIA, Cardbus32, MiniPCI Cards
  - Compact Flash Cards
- Liberty Chipset
- Hand-Held Instruments


# Pinouts




**Typical Application Schematic** 





# Functional Block Diagram











FOR EVEN TERMINAL/SIDE

## L16.4x4

### 16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220-VGGC ISSUE C)

	MILLIMETERS			
SYMBOL	MIN	NOMINAL	MAX	NOTES
А	0.80	0.90	1.00	-
A1	-	-	0.05	-
A2	-	-	1.00	9
A3	0.20 REF			9
b	0.23	0.28	0.38	5, 8
D	4.00 BSC			-
D1	3.75 BSC			9
D2	1.95	2.10	2.25	7, 8
E	4.00 BSC			-
E1	3.75 BSC			9
E2	1.95	2.10	2.25	7, 8
е	0.65 BSC			-
k	0.25	-	-	-
L	0.35	0.60	0.75	8
L1	-	-	0.15	10
Ν	16			2
Nd	4			3
Ne	4			3
Р	-	-	0.60	9
θ	-	-	12	9

## NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd and Ne refer to the number of terminals on each D and E.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
- 9. Features and dimensions A2, A3, D1, E1, P & 0 are present when Anvil singulation method is used and not present for saw singulation.
- 10. Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.