



## Triple video output amplifier

TDA6103Q

## PINNING

| SYMBOL    | PIN | DESCRIPTION         |
|-----------|-----|---------------------|
| $V_{i1}$  | 1   | inverting input 1   |
| $V_{i2}$  | 2   | inverting input 2   |
| $V_{i3}$  | 3   | inverting input 3   |
| GND       | 4   | ground, fin         |
| $V_{ip}$  | 5   | non-inverting input |
| $V_{DD}$  | 6   | supply voltage      |
| $V_{oc3}$ | 7   | cathode output 3    |
| $V_{oc2}$ | 8   | cathode output 2    |
| $V_{oc1}$ | 9   | cathode output 1    |




Fig.2 Pin configuration.

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages measured with respect to GND (pin 4); currents as specified in Fig.1; unless otherwise specified.

| SYMBOL      | PARAMETER                                       | CONDITIONS                       | MIN. | MAX.     | UNIT         |
|-------------|---|----------------------------------|------|----------|--------------|
| $V_{DD}$    | supply voltage                                  |                                  | 0    | 250      | V            |
| $V_i$       | input voltage                                   |                                  | 0    | 12       | V            |
| $V_{idm}$   | differential mode input voltage                 |                                  | -6   | +6       | V            |
| $V_{oc}$    | cathode output voltage                          |                                  | 0    | $V_{DD}$ | V            |
| $I_{ocsmL}$ | LOW non-repetitive peak cathode output current  | flashover discharge = 50 $\mu$ C | 0    | 5        | A            |
| $I_{ocsmH}$ | HIGH non-repetitive peak cathode output current | flashover discharge = 100 nC     | 0    | 10       | A            |
| $T_{stg}$   | storage temperature                             |                                  | -55  | +150     | $^{\circ}$ C |
| $T_j$       | junction temperature                            |                                  | -20  | +150     | $^{\circ}$ C |
| $V_{es}$    | electrostatic handling                          |                                  |      |          |              |
|             | human body model (HBM)                          |                                  | -    | tbf      | V            |
|             | machine model (MM)                              |                                  | -    | tbf      | V            |

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS Devices").

## QUALITY SPECIFICATION

Quality specification "SNW-FQ-611 part E" is applicable and can be found in the "Quality reference pocketbook" (ordering number 9398 510 34011).

7110826 0088837 792

March 1995

## Triple video output amplifier


TDA6103Q

## THERMAL RESISTANCE

| SYMBOL          | PARAMETER                    | THERMAL RESISTANCE |
|-----------------|------------------------------|--------------------|
| $R_{th\ j-fin}$ | from junction to fin; note 1 | 11 K/W             |
| $R_{th\ h-a}$   | from heatsink to ambient     | 18 K/W             |


## Note

1. An external heatsink is necessary.



## Thermal protection

The internal thermal protection circuit gives a decrease of the slew rate at high temperatures: 10% decrease at 130 °C and 30% decrease at 145 °C (typical values on the spot of the thermal protection circuit).



March 1995

7110826 0088838 629

3

## Triple video output amplifier

TDA6103Q

## CHARACTERISTICS

Operating range:  $T_j = -20$  to  $150$  °C;  $V_{DD} = 180$  to  $210$  V;  $V_{ip} = 1$  to  $4$  V.

Test conditions (unless otherwise specified):  $T_{amb} = 25$  °C;  $V_{DD} = 200$  V;  $V_{ip} = 1.3$  V;  $V_{oc1} = V_{oc2} = V_{oc3} = \frac{1}{2}V_{DD}$ ;  $C_L = 10$  pF ( $C_L$  consists of parasitic and cathode capacitance);  $R_{th\ h-a} = 18$  K/W; measured in test circuit Fig.5.

| SYMBOL                 | PARAMETER   | CONDITIONS  | MIN.          | TYP.         | MAX. | UNIT    |
|------------------------|---|---|---------------|--------------|------|---------|
| $I_{DD}$               | quiescent supply current  |   | 7.0           | 9.25         | 11.5 | mA      |
| $I_{bias}$             | input bias current inverting inputs (pins 1, 2 and 3)   |   | -5            | -1           | +1   | $\mu$ A |
| $I_{bias}$             | input bias current non-inverting input (pin 5)  |   | -15           | -3           | +1   | $\mu$ A |
| $V_{i(offset)}$        | input offset voltage (pins 1, 2 and 3)  |   | -50           | -            | +50  | mV      |
| $\Delta V_{i(offset)}$ | differential input offset voltage temperature drift between pins 1 and 5; 2 and 5; 3 and 5                |   | -             | tbF          | -    | mV/K    |
| $C_{icm}$              | common-mode input capacitance (pins 1, 2 and 3)   |   | -             | 5            | -    | pF      |
| $C_{icm}$              | common-mode input capacitance (pin 5)   |   | -             | 10           | -    | pF      |
| $C_{idm}$              | differential mode input capacitance between 1 and 5; 2 and 5; 3 and 5                                     |   | -             | 1            | -    | pF      |
| $V_{oc(min)}$          | minimum output voltage (pins 7, 8 and 9)  | $V_{1-5} = V_{2-5} = V_{3-5} = -1$ V  | -             | 5            | 10   | V       |
| $V_{oc(max)}$          | maximum output voltage (pins 7, 8 and 9)  | $V_{1-5} = V_{2-5} = V_{3-5} = 1$ V; note 1   | $V_{DD} - 10$ | $V_{DD} - 6$ | -    | V       |
| GB                     | gain-bandwidth product of open-loop gain:<br>$V_{oc1, 2, 3} / V_{i1-5, 2-5, 3-5}$                         | $f = 500$ kHz   | -             | 0.75         | -    | GHz     |
| $B_S$                  | small signal bandwidth (pins 7, 8 and 9)  | $V_{oc(p-p)} = 60$ V  | 6             | 7.5          | -    | MHz     |
| $B_L$                  | large signal bandwidth (pins 7, 8 and 9)  | $V_{oc(p-p)} = 100$ V   | 5             | 7            | -    | MHz     |
| $t_{pd}$               | cathode output propagation delay time 50% input to 50% output (pins 7, 8 and 9)                           | $V_{oc(p-p)} = 100$ V square wave; $f < 1$ MHz; $t_r = t_f = 40$ ns (pins 1, 2 and 3); see Figs 7 and 8 | -             | 38           | -    | ns      |
| $\Delta t_p$           | difference in cathode output propagation time 50% input to 50% output (pins 7 and 8, 7 and 9 and 8 and 9) | $V_{oc(p-p)} = 100$ V square wave; $f < 1$ MHz; $t_r = t_f = 40$ ns (pins 1, 2 and 3)                   | -10           | 0            | +10  | ns      |
| $t_r$                  | cathode output rise time 10% output to 90% output (pins 7, 8 and 9)                                       | $V_{oc} = 50$ to $150$ V square wave; $f < 1$ MHz; $t_f = 40$ ns (pins 1, 2 and 3); see Fig.7           | 48            | 60           | 73   | ns      |
| $t_f$                  | cathode output fall time 90% output to 10% output (pins 7, 8 and 9)                                       | $V_o = 150$ to $50$ V square wave; $f < 1$ MHz; $t_r = 40$ ns (pins 1, 2 and 3); see Fig.8              | 48            | 60           | 73   | ns      |

March 1995

7110826 0088839 565

## Triple video output amplifier

TDA6103Q

| SYMBOL | PARAMETER   | CONDITIONS  | MIN. | TYP. | MAX. | UNIT       |
|--------|---|---|------|------|------|------------|
| $t_s$  | settling time 50% input to (99% < output < 101%)                | $V_{oc(p-p)} = 100$ V square wave; $f < 1$ MHz; $t_r = t_f = 40$ ns (pins 1, 2 and 3); see Figs 7 and 8   | –    | –    | 350  | ns         |
| SR     | slew rate between 50 V to ( $V_{DD} - 50$ V); (pins 7, 8 and 9) | $V_{1-5} = V_{2-5} = V_{3-5} = 2$ V square wave (p-p); $f < 1$ MHz; $t_r = t_f = 40$ ns (pins 1, 2 and 3) | –    | 1600 | –    | V/ $\mu$ s |
| $O_v$  | cathode output voltage overshoot (pins 7, 8 and 9)              | $V_{oc(p-p)} = 100$ V square wave; $f < 1$ MHz; $t_r = t_f = 40$ ns (pins 1, 2 and 3); see Figs 7 and 8   | –    | 5    | –    | %          |
| SVRR   | supply voltage rejection ratio                                  | $f < 50$ kHz; note 2  | –    | 70   | –    | dB         |

**Notes**

- See also Fig.6 for the typical low-frequency response of  $V_i$  to  $V_{oc}$ .
- The ratio of the change in supply voltage to the change in input voltage when there is no change in output voltage.

**Cathode output**

The cathode output is protected against peak currents (caused by positive voltage peaks during high-resistance flash) of 5 A maximum with a charge content of 50  $\mu$ C.

The cathode is also protected against peak currents (caused by positive voltage peaks during low-resistance flash) of 10 A maximum with a charge content of 100 nC.

The DC voltage of  $V_{DD}$  (pin 6) must be within the operating range of 180 to 210 V during the peak currents.

**Flashover protection**

The TDA6103Q incorporates protection diodes against CRT flashover discharges that clamp the cathode output voltage up to a maximum of  $V_{DD} + V_{diode}$ . To limit the diode current, an external 1.5 k $\Omega$  carbon high-voltage resistor in series with the cathode output and a 2 kV spark gap are

needed (for this resistor-value, the CRT has to be connected to the main PCB). This addition produces an increase in the rise- and fall times of approximately 5 ns and a decrease in the overshoot of approximately 3%.

$V_{DD}$  to GND must be decoupled:

- With a capacitor >20 nF with good HF behaviour (e.g. foil). This capacitance must be placed as close as possible to pins 6 and 4, but definitely within 5 mm.
- With a capacitor >10  $\mu$ F on the picture tube base print.

**Switch-off behaviour**

The switch-off behaviour of the TDA6103Q is controllable. This is due to the fact that the output pins of the TDA6103Q are still under control of the input pins for relative low-power supply voltages (approximately 30 V and higher).


7110826 0088840 287

March 1995

Triple video output amplifier

TDA6103Q

Test circuit





C<sub>par</sub> = 70 pF.

Fig.5 Test circuit with feedback factor 1/150.

Triple video output amplifier

TDA6103Q



7110826 0088842 05T

March 1995

Triple video output amplifier

TDA6103Q





Fig.8 Output voltage (pins 7, 8 and 9) falling edge as a function of the AC input signal.





## Triple video output amplifier

TDA6103Q

**Dissipation**

Regarding dissipation, distinction must first be made between static dissipation (independent of frequency) and dynamic dissipation (proportional to frequency).

The static dissipation of the TDA6103Q is due to voltage supply currents and load currents in the feedback network and CRT.

The static dissipation equals:

$$P_{\text{stat}} = V_{\text{DD}} \times I_{\text{DD}} - 3 \times V_{\text{oc}} \times (V_{\text{oc}}/R_{\text{fb}} - I_{\text{OC}})$$

$R_{\text{fb}}$  = value of feedback resistor.

$I_{\text{OC}}$  = DC-value of cathode current.

The dynamic dissipation equals:

$$P_{\text{dyn}} = 3 \times V_{\text{DD}} \times (C_{\text{L}} + C_{\text{fb}} + C_{\text{int}}) \times f_{\text{i}} \times V_{\text{o(p-p)}} \times \delta$$

$C_{\text{L}}$  = load capacitance.

$C_{\text{fb}}$  = feedback capacitance.

$C_{\text{int}}$  = internal load capacitance (=4 pF).

$f_{\text{i}}$  = input frequency.

$V_{\text{o(p-p)}}$  = output voltage (peak-to-peak value).

$\delta$  = non-blanking duty-cycle.

The IC must be mounted on the picture tube base print to minimize the load capacitance ( $C_{\text{L}}$ ).

March 1995


7110826 0088845 869

10

# Package outlines

**DBS9MPF: plastic DIL-bent-SIL medium power package with fin; 9 leads**

**SOT111-1**



**DIMENSIONS (mm are the original dimensions)**

| UNIT | A    | A <sub>2</sub> max. | A <sub>3</sub> | A <sub>4</sub> | b    | b <sub>1</sub> | b <sub>2</sub> | c    | D <sup>(1)</sup> | D <sub>1</sub> | E <sup>(1)</sup> | e    | e <sub>2</sub> | L   | P    | P <sub>1</sub> | Q    | q    | q <sub>1</sub> | q <sub>2</sub> | w    | Z <sup>(1)</sup> max. | θ   |
|------|------|---------------------|----------------|----------------|------|----------------|----------------|------|------------------|----------------|------------------|------|----------------|-----|------|----------------|------|------|----------------|----------------|------|-----------------------|-----|
| mm   | 18.5 | 3.7                 | 8.7            | 15.5           | 1.40 | 0.67           | 1.40           | 0.48 | 21.8             | 21.4           | 6.48             | 2.54 | 2.54           | 3.9 | 2.75 | 3.4            | 1.75 | 15.1 | 4.4            | 5.9            | 0.25 | 1.0                   | 65° |
|      | 17.8 |                     | 8.0            | 15.1           | 1.14 | 0.50           | 1.14           | 0.38 | 21.4             | 20.7           | 6.20             |      |                | 3.4 | 2.50 | 3.2            | 1.55 | 14.9 | 4.2            | 5.7            |      |                       | 55° |

**Note**

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |       |      |  | EUROPEAN PROJECTION | ISSUE DATE           |
|-----------------|------------|-------|------|--|---------------------|----------------------|
|                 | IEC        | JEDEC | EIAJ |  |                     |                      |
| SOT111-1        |            |       |      |  |                     | 92-11-17<br>95-03-11 |

7110826 0088846 7T5

1995 Mar 11