

Data Sheet February 1999 File Number 2216.3

-6.5A, -100V, 0.300 Ohm, P-Channel Power MOSFET

This P-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17511.

Ordering Information


PART NUMBER	PACKAGE	BRAND		
IRFF9130	TO-205AF	IRFF9130		

NOTE: When ordering, include the entire part number.

Features


- -6.5A, -100V
- $r_{DS(ON)} = 0.300\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance

Symbol



Packaging

JEDEC TO-205AF



IRFF9130

Absolute Maximum Ratings $T_C = 25^{\circ}C$, Unless Otherwise Specified

IRFF9130	UNITS
-100	V
-100	V
-6.5	Α
-26	Α
±20	V
25	W
0.2	W/oC
500	mJ
-55 to 150	°С
300	°C
	-100 -100 -6.5 -26 ±20 25 0.2 500 -55 to 150

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTF:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.

$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{C} = 25^{o}\text{C, Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CONDITIONS			TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	V _{GS} = 0V, I _D = -250μA, (Figure 10)		-100	-	-	V
Gate to Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = -250 \mu A$			-	-4.0	V
Zero-Gate Voltage Drain Current	I _{DSS}	V_{DS} = Rated BV _{DSS} , V_{GS} = 0V V_{DS} = 0.8 x Rated BV _{DSS} , V_{GS} = 0V, T_C = 125°C		-	-	-25	μΑ
				-	-	-250	μΑ
On-State Drain Current (Note 2)	I _{D(ON)}	$V_{DS} > I_{D(ON) \times r} = -10V$		-6.5	-	-	Α
Gate to Source Leakage	I _{GSS}	V _{GS} = ±20V		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r _{DS(ON)}	V _{GS} = -10V, I _D = -3A, (Figures 8, 9)		-	0.25	0.300	Ω
Forward Transconductance (Note 2)	9 _{fs}	$V_{DS} \ge I_{D(ON)} \times r_{DS(ON)MAX}$, $I_{D} = -3A$, (Figure 12)		2.5	3.5	-	S
Turn-On Delay Time	t _{d(ON)}	$\begin{split} &V_{DD}=0.5~x~\text{Rated}~\text{BV}_{DSS},~\text{I}_{D}\approx\text{-6.5A},~\text{R}_{G}=9.1\Omega,\\ &R_{L}=7.4\Omega~\text{for}~\text{BV}_{DSS}=\text{-100V}\\ &R_{L}=5.8\Omega~\text{for}~\text{BV}_{DSS}=\text{-80V}\\ &(\text{Figures}~17,~18)~\text{MOSFET}~\text{Switching}~\text{Times}~\text{are}~\text{Essentially}~\text{Independent}~\text{of}~\text{Operating}~\text{Temperature} \end{split}$		-	30	60	ns
Rise Time	t _r			-	70	140	ns
Turn-Off Delay Time	t _{d(OFF)}			-	70	140	ns
Fall Time	t _f			-	70	140	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q _{g(TOT)}	V _{GS} = -10V, I _D = -6.5A, V _{DS} = 0.8 x Rated BV _{DSS} , I _{G(REF)} = -1.5mA, (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature		-	25	45	nC
Gate to Source Charge	Q _{gs}			-	13	-	nC
Gate to Drain "Miller" Charge	Q _{gd}			-	12	-	nC
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = -25V, f = 1.0MHz, (Figure 11)		-	500	-	pF
Output Capacitance	Coss			-	300	-	pF
Reverse-Transfer Capacitance	C _{RSS}			-	100	-	pF
Internal Drain Inductance	L _D	Measured From the Drain Lead, 5mm (0.2in) From Package to Center of Die	Modified MOSFET Symbol Showing the Internal Devices Inductances	-	5.0	-	nH
Internal Source Inductance	L _S	Measured From The Source Lead, 5mm (0.2in) From Header to Source Bonding Pad	G C ELS	-	15	-	nH
Junction to Case	$R_{\theta JC}$	1		-	-	5.0	°C/W
Junction to Ambient	$R_{\theta JA}$	Typical Socket Mount		-	-	175	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to Drain Current	I _{SD}	Modified MOSFET	φD	-	-	-6.5	Α
Pulse Source to Drain Current (Note 3)	I _{SDM}	Symbol Showing the Integral Reverse P-N Junction Diode	G o s	-	-	-26	A
Source to Drain Diode Voltage (Note 2)	V _{SD}	$T_C = 25^{\circ}C$, $I_{SD} = 6.5A$, $V_{GS} = 0V$ (Figure 13)		-	-	-1.5	V
Reverse Recovery Time	t _{rr}	$T_J = 150^{\circ}C$, $I_{SD} = 6.5A$, $dI_{SD}/dt = 100A/\mu s$		-	300	-	ns
Reverse Recovered Charge	Q _{RR}	$T_J = 150^{\circ}C$, $I_{SD} = 6.5A$, $dI_{SD}/dt = 100A/\mu s$		-	1.8	-	μС

NOTES:

- 2. Pulse test: pulse width $\leq 300 \mu s,$ duty cycle $\leq 2\%.$
- 3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4. V_{DD} = 25V, starting T_J = 25 0 C, L = 17.75mH, R_G = 25 Ω , peak I_{AS} = 6.5A. (Figures 15, 16).

Typical Performance Curves Unless Otherwise Specified




FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA




FIGURE 6. SATURATION CHARACTERISTICS




FIGURE 8. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

Test Circuits and Waveforms





FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT



t_{AV}

FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

Sales Office Headquarters

NORTH AMERICA

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

TEL: (407) 724-7000 FAX: (407) 724-7240 **EUROPE**

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 **ASIA**

Intersil (Taiwan) Ltd.
7F-6, No. 101 Fu Hsing North Road
Taipei, Taiwan
Republic of China
TEL: (886) 2 2716 9310
FAX: (886) 2 2715 3029