

MC9S12B-Family

PRODUCT BRIEF

16-Bit Microcontroller

Designed for automotive multiplexing applications, members of the MC9S12B-Family of 16 bit Flash-based microcontrollers are fully pin compatible and enable users to choose between different memory and peripheral options for scalable designs. All MC9S12B-Family members are composed of standard on-chip peripherals including a 16-bit central processing unit (CPU12), up to 256K bytes of Flash EEPROM, 8K bytes of RAM, 2K bytes of EEPROM, two asynchronous serial communications interfaces (SCI), serial peripheral interface (SPI), an input capture/output compare timer (TIM), 16-channel, 10-bit analog-to-digital converter (ADC), an 8-channel pulse-width modulator (PWM), one CAN 2.0 A, B software compatible module (MSCAN12) and an Inter-IC Bus. System resource mapping, clock generation, interrupt control and bus interfacing are managed by the lite integration module (LIM). The MC9S12B-Family has full 16-bit data paths throughout, however, the external bus can operate in an 8-bit narrow mode so single 8-bit wide memory can be interfaced for lower cost systems. The inclusion of a PLL circuit allows power consumption and performance to be adjusted to suit operational requirements. In addition to the I/O ports available in each module, up to 22 I/O ports are available with Wake-Up capability from STOP or WAIT mode.

Features

NOTE

Not all features listed here are available in all configurations. Additional information about D and B family inter-operability is given in: EB386 "HCS12 D-Family Compatibility Considerations" and EB388 "Using the HCS12 D_Family as a development platform for the HCS12 B family"

• 16-bit CPU12

- Upward compatible with M68HC11 instruction set
- Interrupt stacking and programmer's model identical to M68HC11
- 20-bit ALU
- Instruction queue
- Enhanced indexed addressing

• Multiplexed bus

- Single chip or expanded
- 16 address/16 data wide or 16 address/8 data narrow modes
- External address space 1MByte for Data and Program space (112 pin package only)

• Wake-up interrupt inputs depending on the package option

- 8-bit port H
- 4-bit port J
- 8-bit port P shared with PWM

• Memory options

- 64K, 128K, 256K Byte Flash EEPROM
- 1K, 2K Byte EEPROM
- 2K, 4K and 8K Byte RAM

This document contains information on a new product. Specifications and information herein are subject to change without notice.



- **Analog-to-Digital Converter**
 - 16-channels for 112 Pin Package, 8 channels for 80 Pin package options, 10-bit resolution
 - External conversion trigger capability
- **1M bit per second, CAN 2.0 A, B software compatible module**
 - Five receive and three transmit buffers
 - Flexible identifier filter programmable as 2 x 32 bit, 4 x 16 bit or 8 x 8 bit
 - Four separate interrupt channels for Rx, Tx, error and wake-up
 - Low-pass filter wake-up function
 - Loop-back for self test operation
- **Input Capture/Output Compare Timer (TIM)**
 - 16-bit Counter with 7-bit Prescaler
 - 8 programmable input capture or output compare channels
 - Simple PWM Mode
 - Modulo Reset of Timer Counter
 - 16-bit Pulse Accumulator
 - External Event Counting
 - Gated Time Accumulation
- **8 PWM channels with programmable period and duty cycle (7 channels on 80 Pin Packages)**
 - 8-bit 8-channel or 16-bit 4-channel
 - Separate control for each pulse width and duty cycle
 - Center- or left-aligned outputs
 - Programmable clock select logic with a wide range of frequencies
- **Serial interfaces**
 - Two asynchronous serial communications interfaces (SCI)
 - synchronous serial peripheral interface (SPI)
- **Inter-IC Bus (IIC)**
 - Compatible with I2C Bus standard
 - Multi-master operation
 - Software programmable for one of 256 different serial clock frequencies
- **SIM (System Integration Module)**
 - CRG (windowed COP watchdog, real time interrupt, clock monitor, clock generation and reset)
 - MEBI (multiplexed external bus interface)
 - MMC (memory map and interface)
 - INT (interrupt control)
 - BKP (breakpoints)
 - BDM (background debug mode)
- **Clock generation**
 - Phase-locked loop clock frequency multiplier
 - Limp home mode in absence of external clock
 - Clock Monitor
 - Low power 0.5 to 16 MHz crystal oscillator reference clock
- **Operation frequency**
 - 32MHz equivalent to 16MHz Bus Speed for single chip
 - 32MHz equivalent to 16MHz Bus Speed in expanded bus modes
 - Option: 50MHz equivalent to 25Mhz Bus Speed
- **Internal 5V to 2.5V Regulator**
- **112-Pin or 80-Pin LQFP package**
 - I/O lines with 5V input and drive capability
 - 5VA/D converter inputs
 - Dual supply - 5V for I/O and A/D, 2.5V logic

- **Development support**

- Single-wire background debug™ mode (BDM)
- On-chip hardware breakpoints

Table 1 List of MC9S12B-Family members

Flash	RAM	EEPROM	Package	Device	CAN	SCI	SPI	IIC	A/D	PWM	TIM	I/O
256K	8K	2K	112LQFP	MC9S12B256	1	2	1	1	16ch	8ch	8ch	91
			80QFP	MC9S12B256	1	2	1	1	8ch	7ch	8ch	59
128K	4K	1K	112LQFP	MC9S12B128	1	2	1	1	16ch	8ch	8ch	91
			80QFP	MC9S12B128	1	2	1	1	8ch	7ch	8ch	59
64K	2K	1K	112LQFP	MC9S12B64	1	2	1	1	16ch	8ch	8ch	91
			80QFP	MC9S12B64	1	2	1	1	8ch	7ch	8ch	59

- **Pin out explanations:**

- I/O is the sum of ports capable to act as digital input or output.

For 112 Pin Versions:


Port A = 8, B = 8, E = 6 + 2 input only, H = 8, J = 4, K = 7, M = 8, P = 8, S = 8, T = 8, PAD = 16 input only.

22 inputs provide Interrupt capability (H = 8, P = 8, J = 4, IRQ, XIRQ).

For 80 Pin Versions:


Port A = 8, B = 8, E = 6 + 2 input only, J = 2, M = 6, P = 7, S = 4, T = 8, PAD = 8 input only.

11 inputs provide Interrupt capability (P = 7, J = 2, IRQ, XIRQ)



Not all functionality shown in this Block diagram is available in all Versions!

Figure 1 Pin assignments 112 QFP for MC9S12B-Family



Signals shown in **Bold** are not available on the 80 Pin Package

Figure 2 Pin Assignments in 80 QFP for MC9S12B-Family




Figure 3 MC9S12Bx256 User Configurable Memory Map






Figure 4 MC9S12Bx128 User Configurable Memory Map



The figure shows a useful map, which is not the map out of reset. After reset the map is:





- \$0000 - \$03FF: Register Space
- \$0000 - \$0FFF: 4K RAM (only 3K visible \$0400 - \$0FFF)
- \$0000 - \$07FF: 1K EEPROM (not visible)
- \$2000 - \$3FFF: 12K Flash

Figure 5 MC9S12Bx64 User Configurable Memory Map



The figure shows a useful map, which is not the map out of reset. After reset the map is:

- \$0000 - \$03FF: Register Space
- \$0800 - \$0FFF: 2K RAM
- \$0400 - \$07FF: 1K EEPROM
- \$2000 - \$3FFF: 12K Flash



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 2. DIMENSIONS IN MILLIMETERS.
 3. DATUMS L, M AND N TO BE DETERMINED AT SEATING PLANE, DATUM T.
 4. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE, DATUM T.
 5. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS A AND B INCLUDE MOLD MISMATCH.
 6. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE D DIMENSION TO EXCEED 0.46.

DIM	MILLIMETERS	
	MIN	MAX
A	20.000	BSC
A1	10.000	BSC
B	20.000	BSC
B1	10.000	BSC
C	---	1.600
C1	0.050	0.150
C2	1.350	1.450
D	0.270	0.370
E	0.450	0.750
F	0.270	0.330
G	0.650	BSC
J	0.090	0.170
K	0.500	REF
P	0.325	BSC
R1	0.100	0.200
R2	0.100	0.200
S	22.000	BSC
S1	11.000	BSC
V	22.000	BSC
V1	11.000	BSC
Y	0.250	REF
Z	1.000	REF
AA	0.090	0.160
theta	0	8
theta 1	3	7
theta 2	11	13
theta 3	11	13

Figure 6 112-pin LQFP Mechanical Dimensions (case no. 987)





Figure 7 80-pin QFP Mechanical Dimensions (case no. 841B)

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140

HOME PAGE: <http://mcu.motps.com/>

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu, Minato-ku, Tokyo 106-8573 Japan.
81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2 Dai King Street, Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong. 852-266668334

CUSTOMER FOCUS CENTER: 1-800-521-6274

© Motorola, 2002



MOTOROLA More information on this product,
Go to: www.freescale.com